# **Haoyang Zhang**

Undergraduate / Computer Engineering

Phone: +86-18089206759 Email: haoyoung@umich.edu Website: https://hieronzhang.github.io

**EDUCATION** 

University of Michigan, Ann Arbor, US

Sep. 2020 – May. 2022 (Expected)

B.SE. Computer Engineering (Dual Degree)

• Cumulative GPA: 4.000/4.000

• Course Works: Intro. Computer Organization (A), Digital Integrated Circuit (A), Data Structure & Algorithms (A)

# Shanghai Jiao Tong University (UM-SJTU JI), Shanghai, China

Sep. 2018 – Aug. 2022 (Expected)

B.S. Electrical and Computer Engineering (Dual Degree)

- Cumulative GPA: 3.718/4.000, with rank 38/245
- Course Works: Programming & Data Structures(A+), Intro. Logic Design(A), Intro. Circuits(A), Honors Physics(A, A+)

#### RESEARCH EXPERIENCE

Trusted Cloud Group – Shanghai Jiao Tong University Undergraduate Researcher (Advisor: Dr. Zhengwei Qi)

Shanghai, China

- Dec. 2020 Present
- Project: Optimizing FPGA-based Accelerator Design for Neural Network Algorithms.
  - **Description:** Various accelerators for CNN have been proposed based on FPGA platform because it has advantages of high performance, reconfigurability, and fast development round. The goal of this project is to build an FPGA-based accelerator for some specific neural network algorithms.
  - **Responsibility:** Study and be proficient in Xilinx Vivado HLS design, build part of the accelerator (architectural support of Fast Fourier Transformation), conduct simulations and tests.

Emerging Computing Technology Laboratory – Shanghai Jiao Tong University *Undergraduate Researcher (Advisor: Dr. Weikang Qian)* 

Shanghai, China

Jan. 2021 - Present

- Project: MiniHLS: A Simple High-Level Synthesis Tool.
  - **Description:** An HLS tool based on LLVM, which can compile C functions to Verilog modules, having multiple features including loop optimization, support for structs and classes, tcl file parsing, etc.
  - **Responsibility:** Implement array partitions, test the HLS output on FPGA, do post-synthesis debugging and hence modify the source code of our Mini-HLS.

# SELECTED PROJECT EXPERIENCE

3-Way Superscalar R10K-Style Out-of-Order Processor

Jan. 2021 - April. 2021

Final project of EECS 470: Computer Architecture

Project: Build a 3-way Superscalar R10K-Style Processor with a few advanced features: Non-blocking L1 Data cache, Dynamic branch prediction, Instruction prefetching.

- Implement DCache, Memory Controller, Retire Stage, Map Table/Arch. Map Table, Branch FU, and do debugging.
- Analysis and optimize the performance of our processor.

### **TEACHING EXPERIENCE**

Honors Physics I (VP160), Teaching Assistant, Shanghai Jiao Tong University

May 2020

# SELECTED AWARDS

Dean's List, University of Michigan

Silver Model, University Physics Competition 2019

Student Development Scholarship of SJTU 2019-2020

Jan. 2020

# **SKILLS**

- **Programming Language:** C/C++, Verilog/System Verilog, Python, MATLAB, Bash, yacc, bison
- Electronic Circuit Simulation: Xilinx Vivado, Cadence Virtuoso, Pspice, Proteus, NI Multisim