



# Connectors 1




Design Engineer		
Milan Pavlovic		
Title		
HS Devices uQSeven Computer on Module		
Size	Document Number	Rev
A	1	A
Date: Thursday, April 10, 2025		
Sheet 3 of 13		

## Connectors 2



## CPU 1



Design Engineer

Milan Pavlovic

Title
-------

HS Devices uQSeven Computer on Module

Size  
A


Document Number
1

Rev  
A


Date: Thursday, April 10, 2025

Sheet 5 of 13

# CPU 2




Design Engineer		
Milan Pavlovic		
Title		
HS Devices uQSeven Computer on Module		
Size	Document Number	Rev
A	1	A
Date: Thursday, April 10, 2025		
Sheet 6 of 13		



# CPU 4


## Ground and Power



Design Engineer			Milan Pavlovic
Title			HS Devices uQSeven Computer on Module
Size	Document Number	Rev	
A	1	A	
Date: Wednesday, April 09, 2025		Sheet	8 of 13




# eMMC 1




Design Engineer		
Milan Pavlovic		
Title		
HS Devices uQSeven Computer on Module		
Size	Document Number	Rev
A	1	A
Date: Wednesday, April 09, 2025		
Sheet 9 of 13		

# eMMC 2




Design Engineer		
Milan Pavlovic		
Title		
HS Devices uQSeven Computer on Module		
Size	Document Number	Rev
A	1	A
Date: Wednesday, April 09, 2025		
Sheet 10 of 13		

# Ethernet




Design Engineer		
Milan Pavlovic		
Title		
HS Devices uQSeven Computer on Module		
Size	Document Number	Rev
A	1	A
Date: Wednesday, April 09, 2025		
Sheet 11 of 13		

# USB VBUS



Design Engineer		
Milan Pavlovic		
Title		
HS Devices uQSeven Computer on Module		
Size	Document Number	Rev
A	1	A
Date: Wednesday, April 09, 2025		
Sheet 12 of 13		

# uSD Card



Design Engineer		
Milan Pavlovic		
Title		
HS Devices uQSeven Computer on Module		
Size	Document Number	Rev
A	1	A
Date:	Wednesday, April 09, 2025	Sheet 13 of 13