SEMESTER 1



NOTES

Washington and Charles and Charles

Owner: Annamalai. A.

Start : 18 Aug 2025

End: 23 Sep 2025

The state of the second of the

SURFACE LEVEL

OF

COMPUTER ARCHITECTURE

Fundamental Operations

, Any mathematical operation can be simplified to only 2 operations:

y addition (+) 4 subtraction (-)

multiplication (x):

Just repeated addition

I private Allo

Division (+):

Just repeated sub.

Exponent Log

Repeated * - Repeated +

Log: - - Repeated -

Factorial: Just multiplication
Hence, multiple
repeated +.

 $\sin(\pi) = x - \frac{2^3}{3!} + \frac{x^5}{5!} - \frac{x^7}{7!}$ network reaches thevisions destination)

- when it comes to computing there are three more no operators in banish

a network & Johnarattening data pachels correctly

4 not (~)

Number Systems whole

There are 4 number systems widely used:

- IP uses this address to transfer

Li Decimal (base 10)

4 Binary (base 2)

4 Octal (base 8)

4 Heradecimal (base 16)

why are these the bases?

Decimal (10):

We have to fingers in total, which we commonly use to count numbers

was a way of all Binary (2) !

Just true Ifalse, onloff, yes ho etc.

Octal (8):

Taking one palm, the thumb can be a pointer, and the last 4 fingers can be split into two , making it

Hexadecimal (16):

Similar to octal, but with both palms.

CACCHON PLONDINGS - -----* why do we use decimal? Us humans musually count

numbers with fingers, and we have 10 of those.

a waite cooking , the following

* Why do computers use binary?

- Coroputers process using signals.

Hence, only two states are

needed -1 → on → pass signal 0 - off - block signal

7124 Mashagai bu pri

with right, papered)

tracase store

- In the the state of the

und app from SSD to KANI is

called tenting.

working of a computer

- There are 4 main parts: 4 SSD / secondary storage

L RAM

h Cache Memory

4 Processor It can be noted that memory plays an important role here. 13, 1000

SSD - stores 0.5. and essential apps RAM - Main memory - Store

necassery items in small amounts

Cache - Responsible for resuming from where we left was wood

Processor - Obviously, processes information.

on her wanted them crandmon Computer vs Kitchen

- while cooking, the following can be noted: Ingredients:

and the war would of

Outside - storage - shelf - stove

And the sizes are similar:

SSD Store room shelf RAM freq. used ingredients cache (salt, sugar, pepper)

- The process of transferring O.S. and apps from SSD to RAM is called booting.

Addressing

- USB: Universal Serial Bus

of 1 port can be connected to 256 external ports.

() noitontant & USB (Laptop)

(x) noithillighton court file see bout 1800

rivision (+): - Each port has an 8 bit address. Hence, no. of possibilities = 281 = 256 × hot as gas

Because each bit is o or 1 and there are a total of 8 bits. Fisterial dust multiplication

2×2×2×2×2×2×2×2 = 256 . I ketosast

IP Address -) IP: Internet Protocol (Ensures data packets in a network reaches the right

destination)

" when it comes to compute -IP Address . A unique address defined for each comp. on a network for transferring data packets correctly.

- IP uses this address to transfe data correctly

- IP address is defined by the manufacturer.

→ Each IP address has 32 bits (4 8-bits,) promis d

> a Octal Chares ex: 202 . 174 . 61 . 120 0-255 0-255 0-255 0-255

Hence, total no. of computers that can be connected:

2 52 = 4 G = 44 109 or A Billion computers

(* Today's world has more than 4B computers and we ran out out of 1Pv4 addresses)

Assembly Language (ASM)

Mov destination, location move a data (location) to a register (dest.)

Kanaling Instructions

ADQ dest, source 1, source 2 SUB dest. , Source 1 , source 2

ADD C, Q, b SUB da, &

ADD a, b, c = ta+b=c sub a, b, c = a - b = c MUL a, b, c = a x b = c DIV -a, b, c => a/b = c

ex: y'= mox + o ad + romsol

MO

Sota Bus (D. 6) Ens of the CEN and me MEA

MOV Rotom tragerate ad MOV Ry, or

MOV R2 (CE. 2) EUG forting +

MUL ROTRAL RESERVED

ADD R3, R2, R4

MOV Y, RADA and which

CEV tells which clot USD

I Halt the program


Register: Temperory storage of 8 bits, gala you

Register

GPR Status/ Flag (General Purpose or register Register)

ex. Ro, R1, R2, R3, Rain- , Rin man manit

-> Flag register shows status of GPR using 8 bits.



ASM

ci) A = B

1705-0003 Miles

MOV Ro, A MOV Re B SUB RO, RI, R2 MOV C, R2

(ii) ASM)

> BOJA MOV RO, A MOV R. B SUB RO, RI, RZ MOV C, R2

(iii)

MOV RO, A MOV R, B SUB RO, R1, R2 MOV C, R, c -> 611

ASM

LSB | Least Significant Bit

MSB. Most Significant Bit

finding if "n" is odd or even

Acces LSB ASM MOV Ro, A 000 MOV RI , RO [0] 001

JZ 101 010 OUT "odd"

011

JUMP 110 100 OUT "Even" 10 1

JUMP Address Jump to address (line no.)


JZ / JNZ Address -

Jump if : z -> Last register was Zero NZ - " Was non-zero E-AKD

to address.

JC/JNC - Jump if carry / no-carry


A LA LA MU Memory Cell



A FLIP FLOP (Two cross couple)


This system forms a loop and stores a value.

Memory Hierarchy



. ..) destination location

a register (dest) Reading Instructions




-> CPU: (entra) Processing 1714 Sed Louit Jac Bar

Processes data fetched from memory. Also, it can store data in memory!

- Memory: Data storage
- Data Bus (0. B) Bus b/w CPV and membry to transport data
- -> Control Bus (C.B.) A VAM CPU chooses whether to, read or write memory:
 - Address Bus (A.B.) cpu tells which address to store or read from :

on the inside : consider this code Leet of instructions)



- The address bus passes the address to be read (written using the signals agias, az which is sent to a decoder.
- The decoder, using a circuit decides which address to enable based on the signals.
- The control bus tells whether to read or write docta.

4 Read : Enabled data is transferred to data dass of hotogogy egote out

part of the part 4 Write: Data that comes through data bus gets stored.


15121

1 CO (COOPTOD VANTE) Here, we have only 3 inputs and 8 addresses.

In reality, there is 64 bit rep meaning a total of 264 addresses!

Hence, 264 = 1.6 x 1049 data can be stored! Memory Date Williams

- ROTATE : Each bit she moves 1 pos. away, the last bit goes first.




After n rotates (n = no. of bits) the same number will be obtained.

- SHIFT: Each bit shifts by 1 pos., and a 0 fills the new empty space.

SHIFT LEFT	SHIFT RIGHT
6	0+0110
1100	00 11 53
Multiply by 2	Divide by 2

Rotate w/ carry!

Similar to rotate, but MSB is allocated for carry.



1 1 1 0 1 Carry -> 0

Processor

cost : Same processor depend depending on the scenario.

Personal & Work & Servet 80 k 11-21 41-51

- intense the testing. More intense the testing, more expensive it is and more stable.
- while expensive ones more.
- -> But expensive processors crash less often due to intense testing.
- prevent crash because not every case is tested.

 Testing every case on takes a very long time (1000s of years).

Process of Manifacturing a Chip

- Takes 6-18 mo;
- → User → Design → Layout

 (who wants

 to make chip)

 Foundry

Chip

* why is chip manufacturing difficult?

Area are complementary.

Meaning, improving one will hurt the others.

and the same


spent on verification and bug hunting.

Latination charte

Micro Operations

Instruction Cycle:
The process of reading and
Performing an instructionrepeatedly.

How it goes ?



Steps 1-5 - 1 Instruction

Machine Eycle:

the steps executed in each

part of the last. cycle.

Inside Fetch

- 1. CU (control Unit)

 Pass address to MAR

 (Memory Address Register)
- 2. MAR -> Computer Signal to memory
- 3. Pass data to MDR (Memory Data Register)
- 4. MOR → IR (Instruction Register)

Important Terms

MAR : Memory Address Register (Holds address to be read in the memory)

- MOR : Memory Data Register (Holds data that has been read from memory)

- CU: Control Unit (Responsible for controlling registers, data entry lexit)

- ALUE Arithmetic Logic Unit (Does all arithmetic and - and logical operations)

→ IR: Instruction Register (Holds the current executing instruction)

- PC : Program Counter the next instruction)

(Part of the CPO, inc. by 1 when fetching current instruction) was algitlust

It flushes and changes the address it holds when JUMP statements in who severed

> SP: Stack Pointer and sac

(used in call & neturn, especially to return to where call was executed)

works with stack memory, upon reading call, The S.P. is responsible for the machine to come back to where it is left upon calling return.

their was of the

0000 MOV R1, 0 (P.C. - 1000) 01181 CALL 1010 1000 HLT INC RE 1010 ret (P.C. - 1101) 1011 DEC Re CALL 10101 10101 INC RT 10110 RET (P.C. - 10110) po tox neg et ismostrate flowed Stack memory - 734 First ->10110 address 1000 - First address (on ret.) Con call) upon call, new address (from memory.

P.C.) is pushed into the stack Upon return, the topmost address in the stack memory is popped.


JUMP US GALL

- be possible to return as return does not know where to relocate.

 It is possible only with CALL.
- JUMP statements can act as CALL-RET, considering both are in the same program.

Computer Hardware

in the computer architecture.



tard Pick

Hard Drive

As soon as the computer is turned off, all data is last.

- handy. It stones data

 permenantly, in a spinning

 disk covered will tiny magnets

 and a metal arm over it.
- The arms moves to specific points on the disk where data gets stored.

- However, speed of storing data in hard drive is no where near to that RAM! (RAM is much faster).
- → Hence, all data gets transf to RAM upon turning on to

Device Priver de l'angent

that allows the o.s. to talk to the hardware devices and control them

Multis- Core Processor

In a processor, there is

As we know, cu is responsible for controlling data entry lexit and ALU for operations.

Multiple CU: (nectounitent

Two cus commanding in a substitute one command at a time.

Multiple ALU!

because the cu decodes the instruction and splits it into multiple micro-operations for ALU to process.

However, for sequential instructions (output of first instruction is the input for the second instruction)

Multiple CU, Multiple ALU:

Allows complete parallelism because there are separate cu/ALU pairs.

- * Can you perform multiple operations at once?
- performed at a time. But, the architect becomes more complex in terms of design.

Addressing in ASM

- → [] refers to address.
 [#] fetches data from
 - [#] fetches data from the address #.
 - ex. ADD R4, R2, [R3]

 fetches data]


 from the address with value R3

ADD [R_1], R_2, R_3


1 The sum of R_2 and
R_3 is stored in the
location pointed by
[R_1].

- How many cores in a processor is most efficient ?
- operation takes 1 sec. i.e. count, add etc.
 - 1 Person 128 sec
 - 2 Person 64 64 + 64
 - 51425000 +1 100 = 65 sec

A Person -




8 Person -



= 19 sec

$$16 \rightarrow 8 + 1 + 1 + 1 + 1 = 12 \text{ Sec}$$
 $32 \rightarrow 4 + 5 \times 1 = 9 \text{ Sec}$
 $64 \rightarrow 2 + 6 \times 1 = 8 \text{ Sec}$
 $128 \rightarrow 1 + 7 \times 1 = 8 \text{ Sec}$
 $256 \rightarrow \text{ Sameas } 128$

(128 free, 128 count)



Hence, if there are ess no. of processors, more If there are more no. of processors, more expensive, but time saturates a No. of processors for quickest and cost efficient processing s F = log 2(n) where, n = no. of operations

F = no, of processors

4 KINDIA F

486 over to

and the second

4

& Ferson 歌剧 起 31 31 31 31 31

11 12 11 11

Alex.

SAL.

38 E 3 THE STATE OF STATE OF

THE TO SEE SEE SEE

die i to the

Ed Landrick L. E. there is no bill

4110

the contraction

statil or made

whole the way of

109 South & to 1.

en truck becomes in

go como et a

MEA mi

states to address.

#1 ferring data from

essible " 13

[28] . 28, EN 194

Latob en lois;

100 1213, Rz, Rz

[12]

the adoless with

I The sum of 82 and

Py is stored in the

losting pointed by

value Rz