


## IR2136/IR21362/IR21363/IR21365/ IR21366/IR21367/IR21368 (J&S) & (PbF)

#### **Features**

#### 3-PHASE BRIDGE DRIVER

- Floating channel designed for bootstrap operation
   Fully operational to +600V
   Tolerant to negative transient voltage dV/dt immune
- Gate drive supply range from 10 to 20V (IR2136/IR21368), 11.5 to 20V (IR21362) or 12 to 20V (IR21363/IR21365/ IR21366/IR21367)
- Undervoltage lockout for all channels
- Over-current shutdown turns off all six drivers
- Independent 3 half-bridge drivers
- Matched propagation delay for all channels
- Cross-conduction prevention logic
- Lowside outputs out of phase with inputs. High side outputs out of phase (IR2136/IR21363/IR21365/ IR21366/IR21367/IR21368) or in phase (IR21362) with inputs.
- 3.3V logic compatible
- Lower di/dt gate driver for better noise immunity
- Externally programmable delay for automatic fault clear
- Also available LEAD-FREE




## Feature Comparison: IR2136/IR21362/IR21363/IR21365/IR21366/IR21367/IR21368

Part	IR2136	IR21362	IR21363	IR21365	IR21366	IR21367	IR21368
Input Logic	HIN, LIN	HIN/LIN	HIN, LIN	HIN, LIN	HIN, LIN	HIN, LIN	HIN,LIN
Ton (typ.)	400ns	400ns	400ns	400ns	250ns	250ns	400ns
Toff (typ.)	380ns	380ns	380ns	380ns	180ns	180ns	380ns
V <sub>IH</sub> (typ.)	2.7V	2.7V	2.7V	2.7V	2.0V	2.0V	2.0V
V <sub>IL</sub> (typ.)	1.7V	1.7V	1.7V	1.7V	1.3V	1.3V	1.3V
Vitrip+	0.46V	0.46V	0.46V	4.3V	0.46V	4.3V	4.3V
UV CC/BS+	8.9V	10.4V	11.2V	11.2V	11.2V	11.2V	8.9V
UV CC/BS-	8.2V	9.4V	11.0V	11.0V	11.0V	11.0V	8.2V

#### **Description**

The IR2136/IR21362/IR21363/IR21365/IR21366/IR21366/IR21367/IR21368(J&S) are high votage, high speed power MOSFET and IGBT drivers with three independent high and low side referenced output channels for 3-phase applications. Proprietary HVIC technology enables ruggedized monolithic construction. Logic inputs are compatible with CMOS or LSTTL outputs, down to 3.3V logic. A current trip function which terminates all six outputs can be derived from an external current sense resistor. An enable function is available to terminate all six outputs simultaneously. An open-drain FAULT signal is provided to indicate that an overcurrent or undervoltage shutdown has occurred. Overcurrent fault conditions are cleared automatically after a delay programmed externally via an RC network connected to the RCIN input. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. Propagation delays are matched to simplify use in high frequency applications. The floating channel can be used to drive N-channel power MOSFETs or IGBTs in the high side configuration which operates up to 600 volts.



International IOR Rectifier

#### **Absolute Maximum Ratings**

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition		Min.	Max.	Units
Vs	High side offset voltage		V <sub>B1,2,3</sub> - 25	V <sub>B1,2,3</sub> + 0.3	
V <sub>BS</sub>	High side floating supply voltage		-0.3	625	
V <sub>HO</sub>	High side floating output voltage		V <sub>S1,2,3</sub> - 0.3	$V_{B1,2,3} + 0.3$	
V <sub>CC</sub>	Low side and logic fixed supply voltage		-0.3	25	
V <sub>SS</sub>	Logic ground		V <sub>CC</sub> - 25	V <sub>CC</sub> + 0.3	.,
V <sub>LO1,2,3</sub>	Low side output voltage		-0.3	V <sub>CC</sub> + 0.3	V
V <sub>IN</sub>	Input voltage LIN,HIN,ITRIP, EN, RCIN		V <sub>SS</sub> - 0.3	lower of	
				(V <sub>SS</sub> + 15) or	
				V <sub>CC</sub> + 0.3)	
V <sub>FLT</sub>	FAULT output voltage		V <sub>SS</sub> - 0.3	V <sub>CC</sub> + 0.3	
dV/dt	Allowable offset voltage slew rate		_	50	V/ns
PD	Package power dissipation @ T <sub>A</sub> ≤ +25°C	(28 lead PDIP)	_	1.5	
		(28 lead SOIC)	_	1.6	W
		(44leadPLCC)	_	2.0	
Rth <sub>JA</sub>	Thermal resistance, junction to ambient	(28 lead PDIP)	_	83	
		(28 lead SOIC)	_	78	°C/W
		(44 lead PLCC)	_	63	
TJ	Junction temperature		_	150	
T <sub>S</sub>	Storage temperature		-55	150	°C
TL	Lead temperature (soldering, 10 seconds)			300	

#### **Recommended Operating Conditions**

The Input/Output logic timing diagram is shown in figure 1. For proper operation the device should be used within the recommended conditions. All voltage parameters are absolute referenced to COM. The Vs offset rating is tested with all supplies biased at 15V differential.

Symbol	Definition		Min.	Max.	Units
V <sub>B1,2,3</sub>	High side floating supply voltage	IR2136(8)	V <sub>S1,2,3</sub> +10	V <sub>S1,2,3</sub> +20	
		IR21362	V <sub>S1,2,3</sub> +11.5	V <sub>S1,2,3</sub> +20	
		IR2136(3)(5)(6)(7)	V <sub>S1,2,3</sub> +12	V <sub>S1,2,3</sub> +20	
V <sub>S1,2,3</sub>	High side floating supply offset voltage		Note 1	600	
V <sub>HO1,2,3</sub>	High side output voltage		V <sub>S1,2,3</sub>	V <sub>B1,2,3</sub>	
V <sub>LO1,2,3</sub>	Low side output voltage		0	Vcc	V
Vcc	Low side and logic fixed supply voltage	IR2136(8)	10	20	V
		IR21362	11.5	20	
		IR2136(3)(5)(6)(7)	12	20	
V <sub>SS</sub>	Logic ground		-5	5	
$V_{FLT}$	FAULT output voltage		V <sub>SS</sub>	Vcc	
V <sub>RCIN</sub>	RCIN input voltage		V <sub>SS</sub>	Vcc	

Note 1: Logic operational for V<sub>S</sub> of COM -5V to COM +600V. Logic state held for V<sub>S</sub> of COM -5V to COM -V<sub>BS</sub>. (Please refer to the Design Tip DT97-3 for more details).

Note 2: All input pins and the ITRIP pin are internally clamped with a 5.2V zener diode.

### **Recommended Operating Conditions cont.**

The Input/Output logic timing diagram is shown in figure 1. For proper operation the device should be used within the recommended conditions. All voltage parameters are absolute referenced to COM. The Vs offset rating is tested with all supplies biased at 15V differential.

Symbol	Definition	Min.	Max.	Units
VITRIP	ITRIP input voltage	V <sub>SS</sub>	V <sub>SS</sub> +5	V
V <sub>IN</sub>	Logic input voltage LIN, HIN (IR2136,IR21363(5)(6)(7)(8)),			V
	HIN(IR21362), EN	Vss	Vss +5	
TA	Ambient temperature	-40	125	°C

Note 2: All input pins and the ITRIP pin are internally clamped with a 5.2V zener diode.

#### **Static Electrical Characteristics**

 $V_{BIAS}$  ( $V_{CC}$ ,  $V_{BS}$ 1,2,3) = 15V unless otherwise specified. The  $V_{IN}$ ,  $V_{TH}$  and  $I_{IN}$  parameters are referenced to  $V_{SS}$  and are applicable to all six channels ( $H_{S}$ 1,2,3 and  $L_{S}$ 1,2,3). The  $V_{O}$  and  $I_{O}$  parameters are referenced to COM and  $V_{S}$ 1,2,3 and are applicable to the respective output leads:  $H_{O1,2,3}$  and  $L_{O1,2,3}$ .

Symbol	Definition		Min.	Тур.	Max.	Units	Test Conditions
V <sub>IH</sub>	Logic "0" input voltage LIN1,2,3, HI	N1,2,3					
		IR2136(3)(5)	3.0	_	_		
	Logic "1" input voltage HIN1,2,3	IR21362					
	Logic "0" input voltage LIN1,2,3, HI	N1,2,3					
		IR21366(7)(8)	2.5	_	—		
V <sub>IL</sub>	Logic "1" input voltage LIN1,2,3, H	IN1,2,3					
		IR2136(3)(5)	—	_	0.8		
	Logic "0" input voltage HIN1,2,3	IR21362					
	Logic "0" input voltage LIN1,2,3, HIN1,2,3						
		IR21366(7)(8)	_	_	0.8		
V <sub>EN,TH+</sub>	EN positive going threshold				3		
V <sub>EN,TH</sub> -	EN negative going threshold		0.8	_	_	V	
V <sub>IT,TH+</sub>	ITRIP positive going threshold						
	_	IR2136(2)(3)(6)	0.37	0.46	0.55		
		IR21365(7)(8)	3.85	4.30	4.75		
V <sub>IT,HYS</sub>	ITRIP input hysteresis						
	_	IR2136(2)(3)(6)	_	0.07			
		IR21365(7)(8)	_	.15	_		
V <sub>RCIN,TH+</sub>	RCIN positive going threshold		_	8	_		
V <sub>RCIN,HYS</sub>	RCIN input hysteresis		_	3	_		
VoH	High level output voltage, V <sub>BIAS</sub> - V <sub>O</sub>		_	0.9	1.4		I <sub>O</sub> = 20 mA
V <sub>OL</sub>	Low level output voltage, VO		_	0.4	0.6		$I_O = 20 \text{ mA}$
V <sub>CCUV+</sub>	V <sub>CC</sub> and V <sub>BS</sub> supply undervoltage	IR2136(8)	8.0	8.9	9.8		
V <sub>BSUV+</sub>	positive going threshold	IR21362	9.6	10.4	11.2		
	I	IR21363(5)(6)(7)	10.6	11.1	11.6		

International IOR Rectifier

Static Electrical Characteristics cont.  $V_{BIAS}\left(V_{CC},V_{BS}1,2,3\right) = 15 \text{V unless otherwise specified. The V}_{IN}, V_{TH} \text{ and I}_{IN} \text{ parameters are referenced to V}_{SS} \text{ and are applicable to all six channels (H}_{S}1,2,3 \text{ and L}_{S}1,2,3). The V}_{O} \text{ and I}_{O} \text{ parameters are referenced to COM and V}_{S}1,2,3 \text{ and are applicable to the respective output leads: H}_{O1,2,3} \text{ and L}_{O1,2,3}.$ 

Symbol	Definition		Min.	Тур.	Max.	Units	Test Conditions
Vccuv-	V <sub>CC</sub> and V <sub>BS</sub> supply undervoltage	IR2136(8)	7.4	8.2	9.0		
V <sub>BSUV</sub> -	negative going threshold	IR21362	8.6	9.4	10.2		
		IR21363(5)(6)(7)	10.4	10.9	11.4	· V	
Vссиvн	V <sub>CC</sub> and V <sub>BS</sub> supply undervoltage	IR2136	0.3	0.7		V	l
VBSUVH	lockout hysteresis	IR21362	0.5	1.0			
		IR21363(5)	_	0.2	_		
ILK	Offset supply leakage current				50		V <sub>B1,2,3</sub> =V <sub>S1,2,3</sub> =600V
IQBS	Quiescent V <sub>BS</sub> supply current		_	70	120	μΑ	
Iqcc	Quiescent V <sub>CC</sub> supply current		_	1.6	2.3	mA	V <sub>IN</sub> = 0V or 5V
VIN, CLAMP	Input clamp voltage (HIN, LIN, ITRIP and	EN)	4.9	5.2	5.5	V	I <sub>IN</sub> =100μA
I <sub>LIN+</sub>	Input bias current (LOUT = HI)	IR2136(2)(3)(5)	_	200	300		V <sub>LIN</sub> = 5V
		IR21366(7)(8)	_	0	1		
I <sub>LIN</sub> -	Input bias current (LOUT = LO)	IR2136(2)(3)(5)		100	220		V <sub>LIN</sub> = 0V
		IR21366(7)(8)	_	0	1		
I <sub>HIN+</sub>	Input bias current (HOUT = HI)	IR2136(3)(5)	_	200	300		VHIN = 5V
		IR21362	_	30	100		
		IR21366(7)(8)	_	0	1	μΑ	
I <sub>HIN-</sub>	Input bias current (HOUT = LO)	IR2136(3)(5)	_	100	220		V <sub>HIN</sub> = 0V
	-	IR21362(6)(7)(8)	_	0	1		
I <sub>ITRIP+</sub>	"high" ITRIP input bias current		_	30	100	Ī	V <sub>ITRIP</sub> = 5V
I <sub>ITRIP</sub> -	"low" ITRIP input bias current		_	0	1		VITRIP = 0V
I <sub>EN+</sub>	"high" ENABLE input bias current		_	30	100		V <sub>ENABLE</sub> = 5V
I <sub>EN-</sub>	"low" ENABLE input bias current		_	0	1		V <sub>ENABLE</sub> = 0V
I <sub>RCIN</sub>	RCIN input bias current		_	0	1	-	V <sub>RCIN</sub> = 0V or 15V
I <sub>O+</sub>	Output high short circuit pulsed cur	rent	120	200		. mA	V <sub>O</sub> =0V, PW ≤ 10 μs
I <sub>O</sub> -	Output low short circuit pulsed curre	ent	250	350	_	- 11174	V <sub>O</sub> =15V, PW ≤10 μs
Ron,RCIN	RCIN low on resistance		_	50	100		
	FAULT low on resistance			50	100	$\Omega$	

 $\label{eq:Dynamic Electrical Characteristics} $$V_{CC} = V_{BS} = V_{BIAS} = 15V, \ V_{S1,2,3} = V_{SS} = COM, \ TA = 25^{\circ}C \ \ and \ C_L = 1000 \ pF \ unless \ otherwise \ specified.$ 

Symbol	Definition	Min.	Тур.	Max.	Units	<b>Test Conditions</b>
ton	Turn-on propagation delay IR2136(2)(3)(5)(8)	300	425	550		
	IR21366(7)	_	250	_		.,
toff	Turn-off propagation delay IR2136(2)(3)(5)(8)	250	400	550		$V_{IN} = 0 \& 5V$
	IR21366(7)	_	180	_		
t <sub>r</sub>	Turn-on rise time	_	125	190		
tf	Turn-off fall time	_	50	75		
tEN	ENABLE low to output IR2136(2)(3)(5)(8)	300	450	600	nS	$V_{IN}$ , $V_{EN} = 0V$ or $5V$
	shutdown propagation delay IR21366(7)	100	250	400	110	
tITRIP	ITRIP to output shutdown propagation delay	500	750	1000		VITRIP = 5V
tbl	ITRIP blanking time	100	150	_		V <sub>IN</sub> = 0V or 5V
						$V_{ITRIP} = 5V$
tFLT	ITRIP to FAULT propagation delay	400	600	800		V <sub>IN</sub> = 0V or 5V
						$V_{ITRIP} = 5V$
tFILIN	Input filter time (HIN, LIN, EN)	100	200	_		V <sub>IN</sub> = 0 & 5V
	(IR2136(2)(3)(5)(8) only)					
†FLTCLR	FAULT clear time RCIN: R=2meg, C=1nF	1.3	1.65	2	mS	$V_{IN} = 0V \text{ or } 5V$
						$V_{ITRIP} = 0V$
DT	Deadtime	220	290	360		V <sub>IN</sub> = 0 & 5V
MT	Matching delay ON and OFF	_	40	75		External dead
MDT	Matching delay, max (ton,toff) - min (ton,toff),		25	70	nS	time
	(ton,toff are applicable to all 3 channels)					>400nsec
PM	Output pulse width matching, PWin -PWout (fig.2)	_	40	75	] [	


NOTE: For high side PWM, HIN pulse width must be  $\geq 1 \mu \text{sec}$ 

VCC	VBS	ITRIP	ENABLE	FAULT	LO1,2,3	HO1,2,3
<uvcc< td=""><td>Х</td><td>Х</td><td>Х</td><td>0 (note 1)</td><td>0</td><td>0</td></uvcc<>	Х	Х	Х	0 (note 1)	0	0
15V	<uvbs< td=""><td>0V</td><td>5V</td><td>high imp</td><td>LIN1,2,3</td><td>0</td></uvbs<>	0V	5V	high imp	LIN1,2,3	0
15V	15V	0V	5V	high imp	LIN1,2,3	HIN1,2,3
15V	15V	>VITRIP	5V	0 (note 2)	0	0
15V	15V	0V	0V	high imp	0	0


Note: A shoot-through prevention logic prevents LO1,2,3 and HO1,2,3 for each channel from turning on simultaneously. Note 1: UVCC is not latched, when VCC>UVCC, FAULT returns to high impedance.

Note 2: When ITRIP <V<sub>ITRIP</sub>, FAULT returns to high-impedance after RCIN pin becomes greater than 8V (@ VCC = 15V)


## **Functional Block Diagram**



**Functional Block Diagram** 



## **Functional Black Diagram**





#### **Lead Definitions**

Symbol	Description
Vcc	Low side and logic fixed supply
VSS	Logic Ground
HIN1,2,3 HIN1,2,3	Logic inputs for high side gate driver outputs (HO1,2,3), out of phase (IR2136/IR21363(5)(6)(7)(8) Logic inputs for high side gate driver outputs (HO1,2,3), in phase (IR21362)
LIN1,2,3	Logic inputs for low side gate driver outputs (LO1,2,3), out of phase
FAULT	Indicates over-current (ITRIP) or low-side undervoltage lockout has occured. Negative logic, open-drain output
EN	Logic input to enable I/O functionality. Positive logic, i.e. I/O logic functions when ENABLE is
	high. No effect on FAULT and not latched
ITRIP	Analog input for overcurrent shutdown. When active, ITRIP shuts down outputs and activates
	FAULT and RCIN low. When ITRIP becomes inactive, FAULT stays active low for an externally
	set time T <sub>FLTCLR</sub> , then automatically becomes inactive (open-drain high impedance).
RCIN	External RC network input used to define FAULT CLEAR delay, T <sub>FLTCLR</sub> , approximately equal
	to R*C. When RCIN>8V, the FAULT pin goes back into open-drain high-impedance
COM	Low side gate driver return
V <sub>B</sub> 1,2,3	High side floating supply
HO1,2,3	High side gate driver outputs
V <sub>S1,2,3</sub>	High voltage floating supply returns
LO1,2,3	Low side gate driver output

Note: All input pins and the ITRIP pin are internally clamped with a 5.2V zener diode.










Figure 1. Input/Output Timing Diagram




Figure 2. Switching Time Waveforms

Figure 3. Output Enable Timing Waveform

International

TOR Rectifier




Figure 4. Internal Deadtime Timing Waveforms




Figure 5. ITRIP/RCIN Timing Waveforms




Figure 5.5 Input Filter Function




Figure 6A. Turn-on Propagation Delay vs.
Temperature




Figure 6B. Turn-on Propagation Delay vs. Supply Voltage




Figure 6C. Turn-on Propagation Delay vs. Input Voltage





Figure 7A. Turn-off Propagation Delay vs.
Temperature



1000
(ge) 800
Max.

Typ.


Min.

200
3 3.5 4 4.5 5

Input Voltage (V)

Figure 7B. Turn-off Propagation Delay vs. Supply Voltage

Figure 7C. Turn-off Propagation Delay vs. Input Voltage







Figure 8A. Turn-on Rise Time vs. Temperature

Figure 8B. Turn-on Rise Time vs. Supply Voltage



200

(g) 150

(g) 150

Max.

Typ.


Typ.


10 12 14 16 18 20

Supply Voltage (V)

Figure 9A. Turn-off Fall Time vs. Temperature

Figure 9B. Turn-off Fall Time vs. Supply Voltage








Figure 10B. EN to Output Shutdown Time vs. Supply Voltage




Figure 10C. EN to Output Shutdown Time vs. EN Voltage




Figure 11A. ITRIP to Output Shutdown Time vs.
Temperature




Figure 11B. ITRIP to Output Shutdown Time vs. Supply Voltage






Figure 12A. ITRIP to FAULT Indication Time vs.
Temperature



3.0
2.5
2.5
Max.
Typ.
1.0
0.5
-50 -25 0 25 50 75 100 125
Temperature (°C)

Figure 12B. ITRIP to FAULT Indication Time vs. Supply Voltage

Fig13A. FAULT Clear Time vs. Temperature






Figure 13B. FAULT Clear Time vs. Supply Voltage

Figure 14A. Dead Time vs. Temperature




Figure 14B. Dead Time Time vs. Supply Voltage




Figure 15A. Logic "0" Input Threshold vs. Temperature




Figure 15B. Logic "0" Input Threshold vs. Supply Voltage




Figure 16A. Logic "1" Input Threshold vs.
Temperature




Figure 16B. Logic "1" Input Threshold vs. Supply Voltage




Figure 17A. ITRIP Positive Going Threshold vs. Temperature (IR2136/21362/21363/IR21366 Only)




Figure 17B. ITRIP Positive Going Threshold vs. Supply Voltage (IR2136/21362/21363/IR21366 Only)




Figure 17C. ITRIP Positive Going Threshold vs. Temperature (IR21365/IR21367/IR21368 Only)




Figure 17D. ITRIP Positive Going Threshold vs. Supply Voltage (IR21365/IR21367/IR21368 Only)




Figure 18A. High Level Output vs. Temperature




Figure 18B. High Level Output vs. Supply Voltage




Figure 19A. Low Level Output vs. Temperature




Figure 19B. Low Level Output vs. Supply Voltage




Figure 20.  $\rm V_{\rm CC}$  or  $\rm V_{\rm BS}$  Undervoltage (+) vs. Temperature (IR2136/IR21368 Only)




Figure 21.  $V_{CC}$  or  $V_{BS}$  Undervoltage (-) vs. Temperature (IR2136/IR21368 Only)




Figure 22. V<sub>CC</sub> or V<sub>BS</sub> Undervoltage (+) vs. Temperature (IR21362 Only)




Figure 23.  $V_{CC}$  or  $V_{BS}$  Undervoltage (-) vs. Temperature (IR21362 Only)




Figure 24.  $\rm V_{CC}$  or  $\rm V_{BS}$  Undervoltage (+) vs. Temperature (IR21363/21365/IR21366/IR21367 Only)




Figure 25.  $\rm V_{\rm CC}$  or  $\rm V_{\rm BS}$  Undervoltage (-) vs. Temperature (IR21363/21365/IR21366/IR21367 Only)




Figure 26A. Offset Supply Leakage Current vs.
Temperature




Figure 26B. Offset Supply Leakage Current vs.  $V_{\rm B}$  Boost Voltage





Figure 27A. V<sub>BS</sub> Supply Current vs. Temperature



 $\label{eq:VBS} \mbox{Figure 27B. $V_{BS}$ Supply Current vs.} \\ \mbox{$V_{BS}$ Floating Supply Voltage}$ 




Figure 28A. V<sub>CC</sub> Supply Current vs. Temperature




Figure 28B.  $V_{CC}$  Supply Current vs.  $V_{CC}$  Supply Voltage




Figure 29A. Logic "1" Input Current vs. Temperature (IR2136/21363/21365 and IR21362 Low Side Only)




Figure 29B. Logic "1" Input Current vs. Supply Voltage (IR2136/21363/21365 and IR21362 Low Side Only)






Figure 29C. Logic "1" Input Current vs. Temperature (IR21362 High Side Only)



600 Logic "0" Input Current (µA) 500 400 300 200 100 Тур 0 -25 0 25 50 75 100 125 -50 Temperature (°C)

Figure 29D. Logic "1" Input Current vs. Supply Voltage (IR21362 High Side Only)

Figure 30A. Logic "0" Input Current vs. Temperature (IR2136/21363/21365 and IR21362 Low Side Only)






Figure 30B. Logic "0" Input Current vs. Supply Voltage (IR2136/21363/21365 and IR21362 Low Side Only)

Figure 30C. Logic "0" Input Current vs. Temperature (IR21362 High Side Only)




Figure 30D. Logic "0" Input Current vs. Supply Voltage (IR21362 High Side Only)




Figure 31A. "High" ITRIP Current vs. Temperature




Figure 31B. "High" ITRIP Current vs. Supply Voltage





Figure 32A. "Low" ITRIP Current vs. Temperature







Figure 32B. "Low" ITRIP Current vs. Supply Voltage

Figure 33A. "High" IEN Current vs. Temperature






Figure 33B. "High" IEN Current vs. Supply Voltage

Figure 34A. "Low" IEN Current vs. Temperature




Figure 34B. "Low" IEN Current vs. Supply Voltage





Figure 35A. RCIN Input Bias Current vs. Temperature






Figure 35B. RCIN Input Bias Current vs. Supply Voltage




Figure 36A. Output Source Current vs. Temperature




Figure 36B. Output Source Current vs. Supply Voltage




Figure 37A. Output Sink Current vs. Temperature




Figure 37B. Output Sink Current vs. Supply Voltage




Figure 38A. RCIN Low On-resistance vs.
Temperature




Figure 38B. RCIN Low On-resistance vs. Supply Voltage




Figure 39A. FAULT Low On-resistance vs. Temperature




Figure 39B. FAULT Low On-resistance vs. Supply Voltage




Figure 40. Maximum V<sub>S</sub> Negative Offset vs. V<sub>BS</sub> Supply Voltage




Figure 41. IR2136/IR21362(3)(5)(6)(7)(8) vs. Frequency (IRG4BC20W), Rgate=33 $\Omega$ , Vcc=15V




Figure 42. IR2136/IR21362(3)(5)(6)(7)(8) vs. Frequency (IRG4BC30W), Rgate=15 $\Omega$ , Vcc=15V




Figure 43. IR2136/IR21362(3)(5)(6)(7)(8) vs. Frequency (IRG4BC40W), Rgate=10 $\Omega$ , Vcc=15V




Figure 44. IR2136/IR21362(3)(5)(6)(7)(8) vs. Frequency (IRG4PC50W), Rgate= $5\Omega$ , Vcc=15V




Figure 45. IR2136/IR21362(3)(5)(6)(7)(8) (J) vs. Frequency (IRG4BC20W), Rgate=33 $\Omega$ , Vcc=15V




Figure 46. IR2136/IR21362(3)(5)(6)(7)(8) (J) vs. Frequency (IRG4BC30W), Rgate=15 $\Omega$ , Vcc=15V




Figure 47. IR2136/IR21362(3)(5)(6)(7)(8) (J) vs. Frequency (IRG4BC40W), Rgate= $10\Omega$ , Vcc=15V




Figure 48. IR2136/IR21362(3)(5)(6)(7)(8) (J) vs. Frequency (IRG4PC50W), Rgate= $5\Omega$ , Vcc=15V




Figure 49. IR2136/IR21362(3)(5)(6)(7)(8) (S) vs. Frequency (IRG4BC20W), Rgate=33Ω, Vcc=15V




Figure 50. IR2136/IR21362(3)(5)(6)(7)(8) (S) vs. Frequency (IRG4BC30W), Rgate=15 $\Omega$ , Vcc=15V




Figure 51. IR2136/IR21362(3)(5)(6)(7)(8) (S) vs. Frequency (IRG4BC40W), Rgate= $10\Omega$ , Vcc=15V






Figure 52. IR2136/IR21362(3)(5)(6)(7)(8) (S) vs. Frequency (IRG4PC50W), Rgate= $5\Omega$ , Vcc=15V


International

TOR Rectifier

#### **Case outlines**








International

TOR Rectifier

### LEADFREE PART MARKING INFORMATION



#### ORDER INFORMATION

#### **Basic Part**

28-Lead PDIP IR2136/IR21363(5)(6)(7)(8)	order IR2136/IR21363(5)(6)(7)(8)
28-Lead SOIC IR2136/IR21363(5)(6)(7)(8) (S)	order IR2136/IR21363(5)(6)(7)(8) (S)
44-Lead PLCC IR2136/IR21363(5)(6)(7)(8) (J))	order IR2136/IR21363(5)(6)(7)(8) (J)
28-Lead PDIP IR21362	order IR21362
28-Lead SOIC IR21362S	order IR21362S
44-Lead PLCC IR21362J	order IR21362J

#### **Leadfree Part**

28-Lead PDIP IR2136/IR21363(5)(6)(7)(8)	order IR2136/IR21363(5)(6)(7)(8)PbF
28-Lead SOIC IR2136/IR21363(5)(6)(7)(8) (S)	order IR2136/IR21363(5)(6)(7)(8) (S)PbF
44-Lead PLCC IR2136/IR21363(5)(6)(7)(8) (J))	order IR2136/IR21363(5)(6)(7)(8) (J)PbF
28-Lead PDIP IR21362	order IR21362PbF
28-Lead SOIC IR21362S	order IR21362SPbF
44-Lead PLCC IR21362J	order IR21362JPbF

International

WORLD HEADQUARTERS: 233 Kansas Street, El Segundo, California 90245 Tel: (310) 252-7105

This product has been qualified per industrial level

http://www.irf.com/ Data and specifications subject to change without notice. 4/13/2004