


ESC201: Introduction to Electronics Module 6: Digital Circuits



Dr. Shubham Sahay,
Associate Professor,
Department of Electrical Engineering,
IIT Kanpur

MUX

Sharing Hardware With MUX





$$S_1 S_0 y =$$
0 0 a+c
0 1 a+d
1 0 b+c
1 1 b+d


MUX


Boolean Functions with MUX

Implementing Boolean expressions using Multiplexers










AND combined with NOT → NAND

A universal gate!


MUX

Expanding MUX



DeMUX


DeMultiplexer



DeMUX

DeMUX Gate Implementation

Demultiplexer is very much like a decoder



Arithmetic Addition – Half Adder

If we represent numbers in binary, the digits are either a 0 or a 1.

One may try and represent conventional addition in terms of Boolean Algebra.

Let us carry out all possible addition exercises for one bit numbers.


Addition Operation

A: augend
+ B: addend
+ : Arithmetic
addition symbol

 $C_{o} S$

S: sum C_0 : carry out

There are four possible scenarios for one digit bianry:



In the last case, there is a "carry out" of 1.

We can say that "carry out" in other cases were 0.

	Truth
	Table
_	

A	В	S	Co
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


Sum
$$S = A \oplus B$$

 \rightarrow XOR


Carry out
$$C_o = A \cdot B$$

1-bit Half Adder

Implementation



Representation



Inputs:

A (augend) and B (addend)

Outputs:

S (sum) and C_o (carry out)

Arithmetic Addition – Full Adder

C_i + A + B -----C_o S C_i: Carry in
A: augend
B: addend
+: Arithmetic
addition symbol
S: sum
C₀: carry out

C_i	A	В	S	C _o
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


Sum $S = C_i \oplus A \oplus B$

Carry out $C_o = C_i \cdot A + C_i \cdot B + A \cdot B$

\setminus A B				S	
		00	01	11	10
C_i)	0	1	0	1
-	1	1	0	1	0

1 bit Full Adder


Implementation



Inputs:

A (augend), B (addend) and C_i (Carry in)

Representation




Outputs:

S (sum) and C_o (carry out)

Adder for Two *n*-Bit Binary Numbers


Unsigned bits (only positive integer numbers)



We make $C_{i,0} = 0$

For full adders of intermediate digit, for k=1 to n-2, $C_{o,k} = C_{i,k+1}$


Sequential Circuits



- Output will change as per <u>current state</u> and the input given!
- Can decide what will be the <u>next state</u> based on current state and inputs
 - → Beginning of decision making and intelligence!

The output of a set of n latches / registers define the state-machine with 2^n states.

Depending on current state and input, inputs is should take state to next state




The values of output of latches/registers define the current state of the system

- Here you need Read/Write memory
- Flip-Flops are popular memory building blocks
 - Built with cross coupled gates
- One may build latches or registers using Flip-Flops
 - Can be level triggered or edge triggered
- Some popular latches / registers:
 - SR (set-reset), JK, D (delay), T (toggle), ...

Static SR Flip-Flop* with NOR Gates

 $S \equiv \text{`set'}$ latch output value Q; and $R \equiv \text{`reset'}$ latch output value Q



For NOR gate, Any input being "1" will make output "0".

Input S = R = 1 is prohibited because when it comes out of that state to S = R = 0, we do not know whether Q becomes 0 or 1, leading to unpredictability of future states.

If S = R = 1 state occurs, make the next state compulsorily S = 1, R = 0 or S = 0, R = 1 state.

^{* &#}x27;Flip-Flop' as defined in Rabaey et al.'s book is any bi-stable component "formed by cross-coupling of gates"