


ESC201: Introduction to Electronics Module 6: Digital Circuits



Dr. Shubham Sahay,
Associate Professor,
Department of Electrical Engineering,
IIT Kanpur


Combining Switches

N-MOSFET (positive) switches



Out transparent to In for


$$A \cdot B = 1$$




Out transparent to In for

A + B = 1

P-MOSFET (<u>negative</u>) switches




Out transparent to In for $\overline{A} \cdot \overline{B} = 1$



Out transparent to In for

 $\overline{A} + B = 1$


Inverters or NOT Gate



 V_{in} and V_{out} are analogue values of input and output voltage

A and B are Boolean values of input and output.

Popular Two Input Universal Gates



 V_{DD} **NOR** Α


Two input NAND Gate

$$F = A \cdot B = A + B$$

Two input NOR Gate

$$F = \overline{A + B} = \overline{A \cdot B}$$

Combinational Logic



$$v_{outi} = f_i(v_{in1}, v_{in2}, ..., v_{inN})$$
 for $i = 1$ to M

Here the f_i 's are Boolean functions

The functions are typically built with logic gates

There are many popular methods to implement Combinational circuits

- Complementary CMOS design
- Pseudo n-MOS or Pseudo p-MOS design
- Pass-transistor logic design
- Dynamic circuit design
- ...


- Spintronic circuits
- Neuromorphic Computing

Complementary CMOS Circuit **CMOS Inverter** V_{supply} - V_{DD} Pull up network Input (PUN) values Boolean function *g* v_{out} Boolean V_{in} function *h* Output Pull down network Input (PDN) values Boolean function *f*

Boolean functions g and f are complements of each other for all input combinations. Why? Because you don't want V_{DD} and GND to 'fight' over the output node.


Multi Input NAND or NOR

N input NAND Gate



$$F = A_1 \cdot A_2 \cdot \dots \cdot A_N = A_1 + \overline{A_1} + \dots + A_N$$

N input NOR Gate




$$F = A_{1} + A_{2} + \dots + A_{N} = A_{1} \cdot A_{2} \cdot \dots \cdot A_{N}$$

Example

Implement the function

$$F = D + A \cdot (B + C)$$

as a complementary CMOS circuit



Design PDN function $g = F = D + A \cdot (B + C)$


PUN function $h = F = D \cdot (A + B \cdot C)$

PDN are nMOSFET → Positive switches

PUN are pMOSFET → Negative switches

- PUN function is complement of PDN function
- What is in series in PDN is in parallel in PUN.
- What is in parallel in PDN is in series in PUN.


Useful Circuit Blocks




Build the larger circuit by using many smaller combinational logic functional blocks.

MUX, DeMUX, Encoder, Decoder, ... adder, subtractor, multiplier, ... and so on.

Only in special situations will one want to re-design to optimise the integrated block.






Demultiplexer (DeMUX)

y₀


→ y₁


→ y_{n-1}



2-to-4 Line Decoder

Maps a smaller number of inputs to a larger set of outputs in general







В	Α	Y_0	Y_1	Y_2	Y_3	
0	0	1	0	0	0	
0	1	0	1	0	0	
1	0	0	0	1	0	
1	1	0	0	0	1	Active High

b	a	Y_0	Y_1	Y_2	Y_3	
0	0	0 1 1 1	1	1	1	
0	1	1	0	1	1	
1	0	1	1	0	1	
1	1	1	1	1	0	Active Low


Decoder Interprets Coded Data



Decoder with Enable Input




Е		Α	Y_0	Y_1	Y_2	Y_3
0	X	X	0	0 0 1 0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1




E	В	Α	Y_0	Y ₁	Y_2	Y ₃
1	X	X	0 1 0 0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	1	0	0
0	1	0	0	0	1	0
0	1	1	0	0	0	1

Decoder Gate Implementation



$$Y_0 = E.\overline{B}.\overline{A}; Y_1 = E.\overline{B}.A; Y_2 = E.B.\overline{A}; Y_3 = E.B.A$$



A *n* to 2ⁿ decoder is a minterm generator

By selecting the min-terms, one may implement a truth table function!