

ESC201: INTRODUCTION TO ELECTRONICS


MODULE 6: DIGITAL CIRCUITS



Dr. Shubham Sahay,
Associate Professor,
Department of Electrical Engineering,
IIT Kanpur

MUX

Sharing Hardware With MUX



S_1	S_0	$y =$
0	0	$a+c$
0	1	$a+d$
1	0	$b+c$
1	1	$b+d$


Mux is often used when resources have to be shared

MUX

Boolean Functions with MUX

Implementing Boolean expressions using Multiplexers





$$y = x_1 \bar{x}_2 + \bar{x}_1 x_2$$



x_1	x_2	y
0	0	0
0	1	1
1	0	1
1	1	0

$y = x_2$ when $x_1 = 0$

$y = \bar{x}_2$ when $x_1 = 1$




AND combined with NOT \rightarrow NAND

A universal gate!


MUX

Expanding MUX






E	S	y
0	x	0
1	0	I_0
1	1	I_1

S_1	S_0	y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3







DeMultiplexer



S_1	S_0	y_0	y_1	y_2	y_3
0	0	I_0	0	0	0
0	1	0	I_1	0	0
1	0	0	0	I_2	0
1	1	0	0	0	I_3

DeMUX Gate Implementation

Demultiplexer is very much like a decoder



Arithmetic Addition – Half Adder

If we represent numbers in binary, the digits are either a 0 or a 1.

One may try and represent conventional addition in terms of Boolean Algebra.

Let us carry out all possible addition exercises for one bit numbers.

Addition Operation

A	A: augend
+ B	B: addend
----	+ : Arithmetic
	addition symbol
C_o S	S: sum

	C_o : carry out

There are four possible scenarios for one digit binary:

(i)	0	(ii)	0	(iii)	1	(iv)	1
	+ 0		+ 1		+ 0		+ 1
	----		----		----		----
	0		1		1		10
	----		----		----		----

In the last case, there is a “carry out” of 1.

We can say that “carry out” in other cases were 0.

Truth
Table

A	B	S	C_o
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Sum $S = A \oplus B$


→ XOR

Carry out $C_o = A \cdot B$

→ AND


1-bit Half Adder

Implementation



Inputs:
 A (augend) and B (addend)

Representation



Outputs:
 S (sum) and C_o (carry out)

Arithmetic Addition – Full Adder

C_i
 $+ A$
 $+ B$
 $-----$
 $C_o S$
 $-----$

C_i : Carry in
 A : augend
 B : addend
 $+$: Arithmetic
 addition symbol
 S : sum
 C_o : carry out

C_i	A	B	S	C_o
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Sum
 $S = C_i \oplus A \oplus B$


Carry out
 $C_o = C_i \cdot A + C_i \cdot B + A \cdot B$

		$A B$		S			
		00	01	11	10		
C_i	0	0	1	0	1		
	1	1	0	1	0		

		$A B$		C_o			
		00	01	11	10		
C_i	0	0	0	1	0		
	1	0	1	1	1		

1 bit Full Adder


Implementation



Inputs:

A (augend), B (addend) and C_i (Carry in)

Representation




Outputs:

S (sum) and C_o (carry out)

Adder for Two n -Bit Binary Numbers

Unsigned bits (only positive integer numbers)




We make $C_{i,0} = 0$

For full adders of intermediate digit, for $k=1$ to $n-2$, $C_{o,k} = C_{i,k+1}$

For unsigned bit addition, overflow occurs for $C_{o,n-1} = 1$


Sequential Circuits



- Output will change as per current state and the input given!
- Can decide what will be the next state based on current state and inputs
→ Beginning of decision making and intelligence!

The output of a set of n latches / registers define the state-machine with 2^n states.

Depending on current state and input, inputs i^s should take state to next state




The values of output of latches/registers define **the current state** of the system

- Here you need Read/Write memory
- Flip-Flops are popular memory building blocks
 - Built with cross coupled gates
- One may build latches or registers using Flip-Flops
 - Can be level triggered or edge triggered
- Some popular latches / registers:
 - *SR* (set-reset), *JK*, *D* (delay), *T* (toggle), ...

Static *SR* Flip-Flop* with NOR Gates

$S \equiv$ 'set' latch output value Q ; and $R \equiv$ 'reset' latch output value Q



For NOR gate, Any input being "1" will make output "0".

Input $S = R = 1$ is prohibited because when it comes out of that state to $S = R = 0$, we do not know whether Q becomes 0 or 1, leading to unpredictability of future states.

If $S = R = 1$ state occurs, make the next state compulsorily
 $S = 1, R = 0$ or $S = 0, R = 1$ state.

* 'Flip-Flop' as defined in Rabaey et al.'s book is
any bi-stable component "formed by cross-coupling of gates"