# VE270 Homework 10

#### Liu Yihao 515370910207

### Problem 1.

- (a)
- (b) The critical path is the 16-bit up counter, so the delay is 5 ns.
- (c) The maximum clock frequency is  $1/5 \,\mathrm{ns} = 200 \,\mathrm{MHz}$ .

## Problem 2.

The SRAM block can have  $2^{32} \times 8 = 34359738368$  bits in maximum.

### Problem 3.

The approximate number of SRAM bit storage cells is |10000000/6| = 1666666.

#### Problem 4.

SRAM cells have 6 transistors and is faster but DRAM cells have only 1 transistor and is slower. What's more, DRAM uses capacitor which discharges overtime so that it must be refreshed regularly, but SRAM needn't.

#### Problem 5.

EEPROMs are erased electronically, but flash memories can be erased simultaneously.

# Problem 6.

