Topic 7 Introduction to Verilog HDL

Reference

- Advanced Digital Design with Verilog HDL, 2/e, Michael Ciletti, 2010, ISBN: 978-0136019282
- IEEE Standard for Verilog HDL, <u>www.ieee.org</u>

Hardware Description Language (HDL)


- An HDL is a language that describes the hardware of digital systems in a textual form
 - Can describe digital system specified at different levels of abstraction
- There are many HDLs,
 - two most popular IEEE standards: VHDL and Verilog HDL;
 - other IEEE standards: SystemC, SystemVerilog, HandleC...

Hardware Description Language (HDL)

- What is HDL used for?
 - Design specification
 - Design documentation
 - Simulation
 - Synthesis
- Advantages in digital design
 - Most 'reliable' design process, with minimum cost and time-tomarket (TTM)
 - Reduce fault penalty!

HDL Modeling

 The HDL model specifies a relationship (scheduling rule) between input signals and output signals




HDL Example 1

VERILOG


```
module and_gate (y, x1, x2);
  input x1, x2;
  output y;

and (y , x1, x2);
endmodule
```




• VHDL

```
entity and_gate is
  port (x1, x2: in bit;
      y: out bit);
end and_gate;
architecture data_flow of
      and_gate is
begin
  y <= x1 and x2;
end data flow;</pre>
```



HDL Example 2




```
module name module ports
module Add half (sum, c out, a, b);
 input a, b;
                                 declaration of port modes
 output sum, c out;

declaration of internal signal


            c out bar;←
 wire
            (sum, a, b);
 xor
                                          instantiation of pre-defined
            (c out bar, a, b); \leftarrow
 nand
                                          primitive gates
 not
            (c out, c out bar);
endmodule
```

HDL Example 3: 2-bit Comparator



Boolean equations:

Gate-level Schematic



Comparator – Structural Model

```
module compare 2 str (A lt B, A gt B, A eq B, A0, A1, B0, B1);
  input A0, A1, B0, B1;
  output A lt B, A gt B, A eq B;
  wire
              w1, w2, w3, w4, w5, w6, w7;
  or (A lt B, w1, w2, w3);
  nor (A gt B, A lt B, A eq B);
  and (A eq B, w4, w5);
                                         May be implicitly declared
  and (w1, w6, B1);
  and (w2, w6, w7, B0);
  and (w3, w7, B1, B0);
  not (w6, A1);
                                B1 -
  not (w7, A0);
                                                             - A It B
                                A0 -
  xnor (w4, A1, B1);
                                B0 --
  xnor (w5, A0, B0);
                                                           >> A_gt_B
endmodule
                                                             A eq B
                                                               10
```

Comparator – RTL Model

endmodule

- Continuous assignment statements
- All concurrently executed

Comparator – Alternative RTL Model

```
module compare 2 logic (A lt B, A gt B, A eq B,
                       A1, A0, B1, B0);
  input A1, A0, B1, B0;
 output A lt B, A gt B, A_eq_B;
 assign A lt B = ({A1, A0} < {B1, B0});
 assign A gt B = ({A1, A0} > {B1, B0});
 assign A eq B = ({A1, A0} = {B1, B0});
endmodule
                   Concatenation of A1 and A0
```

Comparator - Behavioral Model

```
module compare 2 algo (A lt B, A gt B, A eq B, A, B);
  input [1:0] A, B; ← 2-bit bus
  output A lt B, A gt B, A eq B;
             Alt B, Agt B, A eq B;
  reg
  always @ (A or B) —— Cyclic statement triggered upon @condition
  begin
    A_lt_B = 0; Destination variables inside always A_gt_B = 0; must be register (reg)
    A = Q B = 0;
    if (A==B) A eq B = 1;
    else if (A>B) A gt B = 1;
    else A lt B = 1;
  end
endmodule
```

Hierarchical Decomposition


```
module TOP MOD (); // declaration of top module
 A MOD(); // instantiation
         // instantiation
  B MOD();
endmodule
                                          TOP_MOD
module A MOD(); // declaration
                                           A_MOD
endmodule
                                           B_MOD
module B MOD(); // declaration
endmodule
```

Half Adder


HDL Example 4: Full Adder


```
module Add_full (sum, c_out, a, b, c_in); // parent module
input a, b, c_in;
output c_out, sum;
wire w1, w2, w3;


Add_half M1 (w1, w2, a, b); // child module
Add_half M2 (sum, w3, w1, c_in); // child module
or (c_out, w2, w3); // primitive instantiation
endmodule
```



HDL Example 5: 16-bit Carry-Ripple Adder







4-bit Carry-Ripple Adder

```
module Add rca 4 (sum, c out, a, b, c in);
  output [3: 0] sum;
                                                  a[2]
                                                      b[2]
                                                          a[1]
                                                              b[1]
                                                                  a[0]
                                                                      b[0]
                                                                          c_in
                                              b[3]
                                          a[3]
  output c out;
  input [3: 0] a, b;
                                                       G3
                                                                G2
                                                G4
  input c in;
                                           Add_full
                                                   Add_full |
                                                           Add_full 
                                                                   Add_full
                                  c out■
                                                 c in4
                                                        c in3
                                                                 c in2
  wire c in2, c in3, c in4;
                                             sum[3]
                                                      sum[2]
                                                             sum[1]
                                                                      sum[0]
  Add full M1 (sum[0], c in2, a[0], b[0], c_in);
  Add full M2 (sum[1], c in3, a[1], b[1], c in2);
  Add full M3 (sum[2], c in4, a[2], b[2], c in3);
  Add full M4 (sum[3], c out, a[3], b[3], c in4);
endmodule
```

16-bit Carry-Ripple Adder (Top)


```
module Add rca 16 (sum, c out, a, b, c in);
                                         a[15:12] b[15:12] a[11:8] b[11:8] a[7:4] b[7:4] a[3:0] b[3:0] c_{in}
  output [15:0] sum;
                           16 bit buses
  output c out;
  input [15:0] *a, b;
                                                  Add_rca_4  Add_rca_4
                                           Add_rca_4
                                                                    Add_rca_4
  input c in;
                                             M4
                                                      М3
                                                              M2
                                                                      M1
                                    c out ■
                                                  c in12
                                                          c in8
                                                                   c in4
                                             sum[15:12]
                                                      sum[11:8]
                                                              sum[7:4]
                                                                       sum[3:0]
  wire c in4, c in8, c in12, c out;
  Add rca 4 \text{ M1 (sum}[3:0], c in 4, a[3:0], b[3:0], c in);
  Add rca 4 M2 (sum[7:4], c in8, a[7:4], b[7:4], c in4);
  Add rca 4 M3 (sum[11:8], c in12, a[11:8], b[11:8], c in8);
  Add rca 4 M4 (sum[15:12], c out, a[15:12], b[15:12], c in12);
endmodule
                                                                         19
```

RTL Alternative of 16-bit Adder

```
module add_rtl_16 (sum, c_out, a, b, c_in);
input [15:0] a, b;
input c_in;
output [15:0] sum;
output c_out;

assign {c_out, sum} = a + b + c_in;
endmodule
```

Concatenation of c out and sum



2-to-1 MUX

```
module MUX 2 1 (Out, I0, I1, Sel);
                                           10
  input I0, I1, Sel;
                                                 Mux
                                                        Out
  output Out;
  reg Out;
                                                  Sel
  always @(IO, I1, Sel) begin
    case (Sel)
       1'b0: Out = I0;
                             Like switch...case... in C/C++
       1'b1: Out = I1;
       default Out = 0;
   endcase
  end
endmodule
```

Flip-Flop – Modeling Clock Behavior

```
module D ff (q, data in, clk);
  input data in, clk;
                                      data_in —
  output q;
  req q;
  always @ (posedge clk)
  begin
    q <= data in;
                            Rising edge of
  end
endmodule
                     Non-blocking assignment statement
```

Synchronous Control Input


```
module D ff (q, data in, clk, syn rst);
  input data in, clk, syn rst;
  output q;
  reg q;
                                  Synchronous reset
  always @ (posedge clk)
  begin
    if (syn rst == 1) q <= 0;
    else q <= data in;</pre>
  end
                                               data in q
endmodule
```

Asynchronous Control Input

```
module D ff (q, data in, clk, asyn rst);
  input data in, clk, asyn rst;
  output q;
                          Asynchronous reset
  reg q;
  always @ (posedge clk or (posedge asyn rst))
  begin
    if (asyn rst == 1) q <= 0;
    else q <= data in;</pre>
  end
                                             rst
endmodule
                                         data in q
```

Registers

 GENERAL RULE: A variable will be synthesized as a flip-flop when its value is assigned synchronously with an edge of a signal



Parameterized Module

```
module Param_Examp (y_out, a, b);
  parameter size = 8, delay = 15;
  output [size-1:0] y_out;
  input [size-1:0] a, b;
  wire [size-1:0] #delay y_out;// net transport delay
  // Other declarations, instantiations,
  // and behavior statements go here.
```

endmodule

 Verilog allows parameters to be overridden on an instance basis and by hierarchical dereferencing.

Parameter Annotation

```
module modXnor (y out, a, b);
  parameter size = 8, delay = 15;
  output [size-1:0] y out;
  input [size-1:0] a, b;
  wire [size-1:0] #delay y out = a \sim b; //bitwise xnor
endmodule
module Param;
  modXnor G1 (y1 out, b1, c1);//Instantiation with
                               //default parameters
  modXnor #(4,5) G2 (y2 out, b2, c2);//Uses size = 4,
                                      //delay = 5
endmodule
```

Summary: Verilog Module Structure

```
module the_design ( ... );
    declarations: ports, constants, variables, events
    declarations: tasks and functions
    instantiations of primitives and assignments
    continuous assignment: assign y = ...
    behavioral statements (initial, always) {
     procedural (blocking) assignment
     procedural nonblocking assignment
                                                        Implementation
     procedural-continuous assign
     event trigger
     task calls
     function calls
endmodule
```

Procedural Assignments


- Blocking procedural assignment (=)
- Non-blocking Procedural Assignment (<=)
- Procedural Continuous Assignment
 - assign ... deassign
 - force ... release
- LHS must be reg data type


Nonblocking Procedural Assignment

- Evaluation and schedule of the RHS of an assignment is not blocked by the activity of preceding statements in a sequential activity flow
 - All nonblocking procedural assignments evaluate their RHS at the same time
 - Evaluated values are scheduled to assigned to LHS concurrently
- Assignment operator: <=
- Syntax: <lvalue> <= [timing control] <expression>;
- The outcome of executing a sequential list of nonblocking assignments is independent of the order of the list.

Blocking Vs. Nonblocking Assignment

The listed order affects the outcome of blocking assignments






Unwanted Latch

- Incomplete case statement or conditional branch results in latches, even for combinational circuit
- Example:

```
always @( sel_a or sel_b or data_a or data_b)
  case ({sel_a, sel_b})
    2'b10: y_out = data_a;
    2'b01: y_out = data_b;
```

endcase

Synthesis result:




Unwanted Latch – Fixed

• Fix

```
always @( sel_a or sel_b or data_a or data_b)
  case ({sel_a, sel_b})
    2'b10: y_out = data_a;
    2'b01: y_out = data_b;
    default y_out = 0;
  endcase
```

Synthesis result:



Unwanted Latch

```
module incomplete_and (y, a1, a2);
  input a1, a2;
  output y;
  reg y;
  always @(a1 or a2)
     if ({a2, a1} == 2'b11) y = 1; else
      if ({a2, a1} == 2'b01) y = 0; else
      if (\{a2, a1\} == 2'b10) y = 0;
endmodule
                                    D
                                    Gate
             AND2
             OR2
```

Unwanted Latch – Fixed

