# VE270 Homework 10

#### Liu Yihao 515370910207

### Problem 1.

(a) The truth table is

$s_2$	$s_1$	$s_0$	B	S	$n_2$	$n_1$	$n_0$	L	$Dreg\_clr$	$Dreg\_ld$	$Dctr\_clr$	$Dctr\_ld$
0	0	0	0	0	0	0	1	0	1	0	0	0
0	0	0	0	1	0	0	1	0	1	0	0	0
0	0	0	1	0	0	0	1	0	1	0	0	0
0	0	0	1	1	0	0	1	0	1	0	0	0
0	0	1	0	0	0	1	0	0	0	0	1	0
0	0	1	0	1	0	1	0	0	0	0	1	0
0	0	1	1	0	0	0	1	0	0	0	1	0
0	0	1	1	1	0	0	1	0	0	0	1	0
0	1	0	0	0	0	1	1	1	0	0	0	0
0	1	0	0	1	0	1	1	1	0	0	0	0
0	1	0	1	0	0	1	1	1	0	0	0	0
0	1	0	1	1	0	1	1	1	0	0	0	0
0	1	1	0	0	0	1	1	0	0	0	0	1
0	1	1	0	1	1	0	0	0	0	0	0	1
0	1	1	1	0	0	1	1	0	0	0	0	1
0	1	1	1	1	1	0	0	0	0	0	0	1
1	0	0	0	0	0	0	1	0	0	1	0	0
1	0	0	0	1	0	0	1	0	0	1	0	0
1	0	0	1	0	0	0	1	0	0	1	0	0
1	0	0	1	1	0	0	1	0	0	1	0	0
1	0	1	0	0	X	X	X	X	X	$\mathbf{X}$	X	X
1	0	1	0	1	X	X	X	X	X	$\mathbf{X}$	X	X
1	0	1	1	0	X	X	X	X	X	$\mathbf{X}$	X	$\mathbf{X}$
1	0	1	1	1	X	X	X	X	X	$\mathbf{X}$	X	$\mathbf{X}$
1	1	0	0	0	X	X	X	X	X	$\mathbf{X}$	X	X
1	1	0	0	1	X	X	X	X	X	$\mathbf{X}$	X	$\mathbf{X}$
1	1	0	1	0	X	X	X	X	X	X	X	$\mathbf{X}$
1	1	0	1	1	X	X	X	X	X	X	X	X
1	1	1	0	0	X	X	X	X	X	X	X	X
1	1	1	0	1	X	X	X	X	X	X	X	X
1	1	1	1	0	X	X	X	X	X	X	X	X
1	1	1	1	1	X	X	X	X	X	$\mathbf{X}$	X	X

The euqations are

$$n_2 = s_1 s_0 S$$
  
$$n_1 = s_1' s_0 B' + s_1 s_0' + s_1 S'$$

$$n_0 = s_1'B + s_1S' + s_0'$$

$$L = s_1s_0'$$


$$Dreg\_clr = s_2's_1's_0'$$

$$Dreg\_ld = s_2$$

$$Dctr\_clr = s_1's_0$$

$$Dctr\_ld = s_1s_0$$

The schematics is



- (b) The critical path is the 16-bit up counter, so the delay is 5 ns.
- (c) The maximum clock frequency is  $1/5 \,\mathrm{ns} = 200 \,\mathrm{MHz}$ .

#### Problem 2.

The SRAM block can have  $2^{32} \times 8 = 34359738368$  bits in maximum.

### Problem 3.

The approximate number of SRAM bit storage cells is |10000000/6| = 1666666.

#### Problem 4.

SRAM cells have 6 transistors and is faster but DRAM cells have only 1 transistor and is slower. What's more, DRAM uses capacitor which discharges overtime so that it must be refreshed regularly, but SRAM needn't.

#### Problem 5.

EEPROMs are erased electronically, but flash memories can be erased simultaneously.


#### Problem 6.

Inputs: S (1-bit), P (1-bit), R (1-bit), D (8-bit)


Outputs: Q (8-bit)

Local Registers:  $S_0$  (1-bit),  $P_0$  (1-bit),  $s\_cnt$  (16-bit),  $p\_cnt$  (16-bit)

Memory: mem (10000x8 SRAM)



### Problem 7.



# Problem 8.

