



FFs use SR flip flop
used as registers.



$$S' = S \cdot \text{CLK} \Rightarrow \bar{S} + \overline{\text{CLK}} \quad (i)$$

$$R' = R \cdot \text{CLK} = \bar{R} + \overline{\text{CLK}} \quad (ii)$$

case I:

when $\text{CLK} = 0$

$$\bar{S} = \bar{S} + 1 = 1$$

$$R' = \bar{R} + 1 = 1$$

Case II

$\text{CLK} = 1$

$$S' = \bar{S} + 0 = \bar{S}$$

$$R' = \bar{R} + 0 = \bar{R}$$

Truth table

CLK	S	R	Q	Q-bar
0	X	X	Previous state	Previous state
1	0	0	No change	No change
1	0	1	0	1
1	1	0	1	0
1	1	1	Invalid	Invalid

Note: SR latch NAND gate truth table

Truth Table for SR FF

CLK	S	R	Q _{n+1}
0	X	X	Q _n
1	0	0	Q _n
1	0	1	0
1	1	0	1
1	1	1	Invalid

Truth table

Truth table is a table b/w i/p & o/p

Timing Diagram:

Characteristic Table

Excitation Table

Q _n	S	R	Q _{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	X
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	X

Q _n	Q _{n+1}	S _n	R _n
0	0	0	0
0	1	1	0
1	0	0	1
1	1	X	0

Excitation table

- table b/w current state and next state w/o i/p.


Characteristic Table

Q _n	S _n	Q _{n+1}
0	0	1
0	1	1
1	0	X
1	1	X


=> is a table b/w current state and next state w/o i/p.

$$Q_{n+1} = S_n + Q_n R_n$$

D flip flop - is data storage flip flop.



Block Diagram




Characteristic Table

CLK	D	Q _{n+1}
0	X	Q _n
1	0	0
1	1	1
X	X	X

Q _n	D	Q _{n+1}
0	0	0
0	1	1
1	0	0
1	1	1

$Q_{n+1} = D$ → characteristic equation




Excitation table

→ used for previous & next state.

Present state	Next state	D
Q _n	Q _{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

$D = Q_{n+1}$
excitation table

Jk flip flop



→ if J and K are both low then no change occurs.

→ if J and K are both high at the clock edge then the output will toggle from one state to another.

- Jk flip flops can function as set or reset flip flop.

CLK	S	R	Q _{n+1}
0	x	x	Q _n
1	0	0	Q _n
1	0	1	0
1	1	0	1
1	1	1	Invalid

J	K	Q _n	$\bar{Q}_n$	S	R	Q _{n+1}
0	0	0	1	0	0	Q _n
0	0	1	0	0	0	Q _n
0	1	0	1	0	0	0
0	1	1	0	0	1	0
1	0	0	1	1	0	1
1	0	1	0	0	0	1
1	1	0	1	1	0	1
1	1	1	0	0	1	0

Race around condition:
change

Final truth Table for JK flip flop

J	K	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	$\bar{Q}_n$

characteristic table

Q_n	J	K	Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

Q_{n+1}

Q_n	00	01	11	10
0	0	0	1	1
1	0	1	0	0

$$Q_{n+1} = \bar{Q}_n J + Q_n \bar{K}$$

characteristic equation

Excitation table

Present state	Next state/o/p	I/P	
Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

$K = \bar{Q}_{n+1}$

Q_{n+1}



Q_n	0	1
0	0	X
1	X	0

$J = Q_{n+1}$

Q_{n+1}

Q_n	0	1
0	X	1
1	1	0

flip flop
 $\bar{T}$ stands for toggling



Truth table

$Q_n K$	T	Q_{n+1}
0	X	Q_n
1	0	Q_n
1	1	$\bar{Q}_n$

mean
 $J = 0, K = 1$

Characteristics table

Q_n	T	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

→ same

$$Q_{n+1} = Q_n \oplus T$$

Excitation table

T	K
0	X
1	X
X	1

for J

T	J
0	0
1	1

$J = \bar{T}$

for K

T	K
0	X
1	X

$K = \bar{T}$

Population:

D-flip flop: D-flip flop is better alternative that is very popular with digital electronics.

- They are commonly used for counters, shift registers and input synchronization.

- The output can be only changed at the clock edge, and if the output changes at other times the output will be unaffected.

T-flip flop: is like a J.K flip flop.

There are basically single input version of JK flip flops. This modified form JK flip flop is obtained by connecting both inputs J and K together. It has only one input along with clock input.

- These flip-flops called T-flip flops because of their ability to complement its state. i.e. Toggle hence the name Toggle flip flop.

JK flip flops

- if J & K data input are different (high & low) then the output Q takes the value of J at the next clock edge.

Flip flop Operating Characteristics:-

The performance of the flip flop is specified by several operating characteristics mentioned in the data sheet of the flip flops.


The important operating characteristics are

- Propagation delay
- Set-up time
- Hold time
- Maximum clock frequency
- Pulse width
- Power Dissipation.


Propagation Delay:-

- The propagation delay time is the interval of time when the input is applied and the output changes.

Set-up time:-




Set-up time



→ The minimum number of time that stable input before the occurrence of clock transition is called setup time

Hold time:-

The minimum time for which the input signal has to be maintained at the input is the hold time of the flip flop.




Maximum clock frequency:-

The maximum clock frequency from is the highest rate at which the flip flop operates reliably.

Pulse width:-

Signal has to be of a specified duration for the correct operation of the flip flop



Power Dissipation:-

How much energy is used by a circuit to perform operation.

$$P = V \times I$$

Application of flip-flops

- Shift registers
 - Parallel to serial conversion
 - Serial to parallel conversion
- Data storage
 - serial
 - parallel

→ Counters

- Count the number of pulses
- Frequency Division

Differentiate Level triggering & edge triggering?

Level triggering

- Allows a circuit to become active when the clock pulse on a particular level.
- An event occurs at rising edge or falling edge.
- Latches are level triggered.

Edge triggering

- Allows a circuit to become active at the positive edge or negative edge of the clock signal.
- An event occurs during the high voltage or low voltage.
- Flip flops are edge triggered.

2. Write in a...
3. You are not allowed to...
4. Use your own stationery items.

Examine
Remarks


Differentiate falling and rising edge?

Falling edge:-

→ The edge that changes the voltage from high ^{90%} level to the low level is called falling edge (negative edge)

Rising edge:-

The edge that changes the voltage from low to high level is called rising edge (positive edge).



why D flip flop is called synchronous?

The D input of the D flip flop is synchronous because data on the input are transferred to the flip-flop only on the triggering edge of the clock pulse.


Define clock signal.

- Clock signal is a timing signal.

- Also called clock pulse.

- It is used to provide the sequence of the circuit.


- It work as control signal for sequential circuit.



$$\text{clock freq} = \frac{1}{T}$$

Define term duty cycle.

= ratio of time for which the signal is high / total time



Q_n = Present state

Q_{n+1} = state after clock pulse.

Define trigger pulse.



The change in output of a flip flop can be done by bringing a small change in the input signal. This small change can be done by [bringing a small change] clock pulse. This clock pulse is called trigger pulse.

Triggering → when flip flop is on and give output


Level

Edge


High level triggering
Clock




the edge triggering




Low level triggering




the edge triggering



the edge triggering



High level triggering



then output will depend on input

→ when the clock changes from a low state to high state this is called the +ive-going transition or +ive edge triggered.

→ when the clock changes from a High state to a low state, it is called negative going transition or negative edge triggered.

Define triggered flip flop.

→ A flip flop is said to be triggered flip flop when a triggered pulse is applied to the input that bring the change in output.

Present state: The information stored in the memory elements at any given time define T_n the present state of the sequential circuit.

Next state: The present state and external inputs determine the next state of the sequential circuit.

Differentiate:-

Dif between flip flops

2. Latches


Flip-flops

Latches

- Synchronous
- Bistable device
- fastest
0 00 1

- Asynchronous
- Bistable device
- slower
0 00 1

- clock signal



- require less power
or it does not have clock

3- Edge triggered
pulse - triggered

- require more power

level triggered
latched

- Enable

4 Particular time
I/p $\rightarrow$ O/p

continuously input
change then O/p
will also change

- it is structured based on logic gates block
- Designing is less complex

- it is structured based on blocks of latch and logic
- more complex

Digital Logic Design:-