

Date: _____

Families of FPGAs
- Xilinx
- Altera
- Lattice

What FPGA?

- it is a PLD with higher density and capable of
stands for field Programmable
gate Arrays.

- Integrated circuits (ICs)
- Configurable (Programmable)
- it is based on anti-fuse technology

What are programmable components
of FPGA?

- Logic blocks
- interconnects

- FPGA were introduced in
1985 by Xilinx.

- Very high logic capacity.

Consists of an array of
programmable logic blocks surrounded
by programmable interconnects.

- Can be configured by end-
users to implement specific applications.

- Capacity up to million logic
gates and speed up to 500 MHz.

PLA :-

Type of fixed architecture
logic device with programmable
AND gates followed by programmable
OR gates.

- PAL has Programmable OR gate
- simple structure
- fixed OR gate

- A field programmable gate array is a programmable logic device capable with higher densities and capable of implementing different functions in a short period of time.

Which way to go?

- off the shelf
- low development cost
- short time to market
- reprogrammable.

Disadvantages

- Limited performance
- Limited size option
- Not good for high volume applications
- Least efficient use of silicon/wiring resources.

Logic Blocks:

Purpose: Implement combinational and sequential logic functions.

Logic block can be implemented by:

- Transistor Pairs
- Two input NAND gate or exclusive OR
- Multiplexers
- Look up tables


Applications:

- ASCII prototyping
- Software defined equipment

I/O blocks:

- for external connection supports voltages and tri-states

Block Diagram of FPGA:-



- FPGA consists of

- Logic elements
- I/O Block
- Programmable interconnect



Liaqat


How does FPGA different from CPLD

CPLD	FPGA
Complex programmable logic design.	Field programmable gate array
it is collection of PLDs.	It is collection of CLBs
PAL like blocks used as PLDs.	CLBs used as building blocks
AND-OR arrays are there in PAL like blocks.	LUTs are there in CLBs.
configuration content is stored in ROM.	configuration content is stored in RAM.
more secure	less secure
cost-effective	Expensive
consume low power	consume more power

what does CLB stands for?

- Configurable logic block.
- implemented in n-input look up table.
- Are arranged in a row and column structure.
- within the CLBs are logic modules joined by local interconnects.
 - Flip-flops
 - LUTs - MUX

Placement of FPGA in digital logic Hierarchy.



- Based on the principle of functional completeness.
- In it, functionally complete elements placed in an interconnect framework.
- Interconnect framework comprises of wire segments and switches.



Liaqat

What is difference between local interconnect and a global interconnect in an FPGA?

- Local interconnect used for short distances on the chip.
- Global interconnect used for long distances on chip such as clock signal or other control signal.


Describe an LUT and its Purpose.

- consist of number of memory cells equal to 2^n where n is the number of I/P variables.
- used to generate SOP combinational logic functions.
- An LUT with three input variable can produce an SOP expression with up to eight product term.



Programmable interconnects:-

- wires to connect input/output and logic blocks
- clock
- short distance local connections
- long distance connections across chip



- Two primary types of memory in FPGA
- Distributed memory
- Block memory

what are logic modules?

=> A logic module is an FPGA logic block, can be configured for combinational logic, registers or a combination of both.

=> A flip flop is a part of associated logic and is used for registered logic.

Operating modes of logic module:

Typically, a logic module can be programmed for the following modes of operation:

- o Normal mode
- o Extended LUT mode
- o Arithmetic mode
- o Shared arithmetic mode.

Define intellectual property.

=> Designed owned by a manufacturer of programmable logic devices.

(A company usually lists the types of intellectual property that available on its website)



Linqat