

Embedded System Concept

① Embedded System Definition

it's computing system with limited Resource to do specific task

② E-S Component

Processor

Memory

Io Peripheral

- limited Resources
- Single Core
- Rom 32 KByte
- Ram 2 KByte
- No of Peripheral


③ Embedding System

it's Multi Embedded System together

④ How to Design E-S

System on Board

SOB [Pcb / White]



↳ Connection (wire / track)

→ Performance = ↓


→ Cost = Based on Phase for H.W (dev / Pro)

→ Size = ↑

→ Power Consumption = ~

System on Chip

SOC [Factory]



↳ Connection (tunnel)

- Performance
- Cost
- Size
- Power Consumption

development H.W

SOC → Cost ↑

SOB → Cost ↓

Production H.W

SOC → Cost ↓

SOB → Cost ↑

Development H.W → SOB

Production H.W → SOC


Main Component

- ① Processor
- ② Memory
- ③ I/O Peripheral.

Processor

Mathematical & logical operation

data



Information

History & type

X → Based on tube

Based on transistor

(Processor)

(Micro Processor)

(CPU)

Central Processor Unit

in E.S → Single Core

μ Processor = CPU

Processor ⇒ Microprocessor ⇒ CPU

* Different between μ Processor → E.S (Micro Controller)

μ Processor (μ PU)

μ Controller (μ CU)

* it's part from μ CU

* the E.S Chip

AVR

Atmega 3

PIC

16F877A

ARM

SIM 32 P103
Tiva-C

* Inside Processor

- ↳ Processor communicate with memory only
 - ↳ ROM → to get code
 - ↳ RAM → to write / Read data
 - ↳ I/O Memory → to control on output device
- ↳ Processor need (Clock | freq) to make operation
- ↳ Processor → Run Machine Cycle
 - ① Fetch ② Decode ③ execute
 - ④ Interrupt Request

Fetch Decode exec I.R
| | |
+-----+
I Clock


Machine Cycle

- ① Fetch → Processor goes to ROM to get instruction will be execute.

- ② Decode → analysis for instruction to get
 - Operand 1 → Operand 2
 - OP Code → Operation Code

- ③ execute → Run operation

- Main Component
 - ↳ Control unit (CU)
 - ↳ Arithmetical logical unit (ALU)
 - ↳ File Register (Register Bank)



Patch

→ P.C → Program Counter

↳ store Address → next Instruction
↳ Ram

→ get Instruction & store it in

IR → Instruction Register

→ Add step for Pe (P.C++)

Decode

↳ Control unit take Instruction from
IR

↳ Pass this Instruction into

I.D. → Instruction Decoder

I.D \rightarrow it's Part From C.U

F.D \rightarrow Can be logical circuit
small chip

I.D \rightarrow Detecte the oP-Code
Detect the oP-Code.

I.D \rightarrow oP Code type

Not Mathematical / logical

Mathematical / logical

ex.: store
Call
Load

Add
Sub
Inc

\rightarrow this oP-Code
the C.U will execute
it

\rightarrow this oP Code
The ALU will execute
it


\rightarrow Pass for oP Code into
C.U

\rightarrow Pass oP Code into
ALU

execute

\hookrightarrow if oP Code type is Non Mathematical or logical
the C.U will execute

\hookrightarrow if oP Code type is Mathematical or logical
the ALU will execute




AC → A CCUMMitter → store the Result / execute
Alu

① Control unit ✓

② Alu ✓

③ Register Bank → P.C ! Program Counter



ISA : Instruction Arch

↳ RISC → Almost No of Instructions

↳ 100 → 13

↳ execute Almost Instruction
in one clk. → 1

↳ CISC → Almost No of Instructions

↳ 1000 ≈ 1000

↳ execute Almost Instructions
in 4 clk

Compare between RISC & CISC

Performance

RISC
→ $4+4 \rightarrow 1 \text{ clk}$
→ $5 \times 4 \rightarrow \frac{1}{4} \text{ clk}$
$5+5 \rightarrow R_1 \rightarrow$
$R_1+5 \rightarrow R_2$
$R_2+5 \rightarrow R_3 \rightarrow$
→ 5×100

CISC
→ $4+4 \rightarrow 4 \text{ clk}$
→ $5 \times 4 \rightarrow \frac{4}{4} \text{ clk}$
→ 5×100


Cost

H.W ⇒ Low Cost
SW ⇒ High Cost

H.W ⇒ High Cost
SW ⇒ Low Cost

Size

Alu → size ↓
I.D → logical circuit



Alu → size ↑
I.D → chip ↓

Add	001
Sub	010
Mul	011

Power Consumption

Alu → Run one circuit at one
Instruction

~ ~

Apple

↳ Mac Book → Based on Intel

↳ CISC

↳ New versions → Based on ARM

↓
RISC