


Interrupt

↳ Some Concept

↳ Determinism →

↳ in sw ∴ knowing what is happening at every point in time line



↳ Responsiveness

↳ How fast you can respond to external action (event)

system type

① Superloop → while(1) → ✓

② For & Back ground system → Interrupt →

③ operating system → RTOS → x

* Superloop → your project write inside infinite loop and instruction execute in order.

ex

while(1)

{ .mDIo (groupA, Pino, blsh); ✓

· hLCD . send char ("A"); ✓

· hSSD . Display Number (three); ✓

state = hBTN - get is pressed (groupA, pins); x

if (state == pressed) →

{ Action ;

}

}

Advantage

- ① High determinism
- ② simple SW
- ③ Minimize H.W

disadvantage


- ① Low Responsiveness
- ② High Power Consumption

② For a Back Ground System

→ divide Application Component → Driver
to → (High Priority / Normal)

For ground

Back ground



Back
inside superloop?

→ Interrupt →

→ ISR → Interrupt service Routine

→ Function → execute →

Just → event happen.

Advantage

- ① High Responsiveness

disadvantage

- ① Low determinism.
- ② Extra H.W
- ③ Complex SW
→ complex Design SW
→ Design Pattern

③ RTOS

Interrupt

→ to Interrupt processor must have 3 factor

① Specific Interrupt Enable (SIE) → ① ①

ex ADC → ADIE → ADC Interrupt Enable
↳ ①

② Global Interrupt Enable (GIE) → ① ①
x → 0

③ Peripheral Interrupt Flag (PIF)
↳ ①

① SIE → give allow to specific peripheral to make interrupt


② GIE → give allow to concept interrupt is work

③ PIF → if event happen will set this flag.

Interrupt Handle

- 1] By vectorable Priority ←
- 2] By flexible Priority

→ By vectorable Priority.




x vector table \rightarrow ① which Peripherals have Interrupt circuit
 \rightarrow ② Fixed Priority

Advantage


\rightarrow system is ver/ Fast
 \rightarrow every thing happen
 by H.W

Dis Advantage

① High Cost
 ② No Change Priority
 Fixed by H.W



Nested ISR



Atmega32 Not support
 nested ISR

\rightarrow Disable For
 GIE \checkmark

* Processor steps when Interrupt happen (AVR Processor).

- ① Complete execution of Current Assembly Instruction -
- ② Disable Global Interrupt -
- ③ Save Program Counter in RAM(stack) -
- ④ Save CPU Register (SP, Accumulator, status Reg -
↳ General Purpose Register)
- ⑤ Jump to vector table in .vect section (.vector) -
- ⑥ Jump to ISR in .text section → start execute ISR
- ⑦ Get the CPU Register (SP, Accumulator, SR,
↳ GPR)
- ⑧ Get the PC
- ⑨ Enable GIE
- ⑩ Jump to Continue the Code

Revision Context switching

↳ it operation to save the last point of code before jump to another code

↳ Save the Processor Register in stack

↳ Context switching + PC


H.W C.S

↳ Interrupt

SW C.S

↳ Function

↳ Code Assembly code.



First time :: it's time between Event happen and start Context switch
 → [Interrupt latency]

Second time :: it's time between event happen & process execute ISR
 → [Interrupt Response]

Flag Handle

↳ this bit represent the event happen or not

G.I.F →
S.I.F →
P.I.P →


↳ After Handle event the flag must be clear.

(How clear Flag)

↳ ① Auto clear → bit H.w when you Enable SIF & start execute the ISR.

stm PIC ↳ ② write zero → bit sw → flag cleared

→ ③ write one → Atmega → setbit → cleared.



Event Handle

Polling → writing

→ Flag → set

* wait until Flag on
→ take Action

* Must be clear Flag by sw

* time of busy wait

Interrupt →

→ set / GIE / SIE

→ Cont work

→ when Flag is one

→ jump to ISR

ISR


→ it's Function has the Action will happen when event fire

→ this Function call by H.W

How write ISR depend on target

Void __vector_no (void) __attribute__((signal));

void __vector_no ()
& Action; S



void __vector_no(void) --attribute--(sisnel); → Prototype

void __vector_no()

{
 =

→
