Tnterryit La Some Conceilt La DeterminizM-Loin SW: knowing what is harrening at every Print intime line + time line La Res Ponsivness Last low an Respond to external Action (event) system t-lipe 1) Super loos -> While (1) ->V @ For & Back ground states - Inernit -3 orerating system - Rtos -x) - Your Project wrote inside infinite * Super loop loop and Instruction execute inordered. ex whileus 4. ND To (Grow? A. Pino Hish): V · hlc) send clar ('A'):

"MLCD . Send char ("A"): ~

'hLCD . Send char ("A"): ~

'h SSD - Disabel Number (three); ~


state=h 3+N- get is Pressed (Srouph, Pins); x

il (state == Pressed)
"Action;


Advantage 1) Low Residen sinness 1) Hish determinism 2) High Power Consumation 2) simple sw 3 HINH H.W 1 Por & Back Ground System La divide Application Component - Driver to - (High Priority | Normal For ground I SR - Internet service Routine. La Function - execute -> Just - event Hallen. dis Advantage (1) Hish De Porel. 1) Low de ter Minism. 3 Extra Hw 3 Conplex SW - onller Design su La Dosisa Pattern

disadvan tage


N Created by Notein



* vector table - 1 which Perished have Interrust circuit - 2. Fixed Privritez 1 du antage dis Advantage L, 5/sten is ver! Fast Levery thing harren 2) No Charge Priority by H.W Fixed by H.w 120M · ve ct Internet Processor OXOO Rest L. Fetch ofuI01/02 Control 0404 REI of SAUD 141I INTE JUNG to ISR3 & INt2 1 Code. ADC GIE =0 (Honega32 Not suggest Nested ISR uested ISR La Disable For IMITISR GIEV Inter Code



timing Interrept Normal interrupt Code First time: it's time between Event har pen and start context - [Interrupt latency] Se Cond time! it's time between event harren & Process excerte ISP - [Interrupt Response] Flag Handle G1 E -> Ly this bit represent the event blappen 5/E → 4.IP -La pter Hardle event the Pleg Must by Clear (How Clear Plag) L. O Auto clear - bil H.w When lou Enable SIC & start execute the Sty PIC La Write Zero - bt 5w - Plascleared



Frent Handle

Polling - writing

L. Set | SIE | STE

* writ until Ples on

L. Set | SIE | STE

L. Set | SI

ISR
Lait's Function has the Action will Harren when event Pire
La this Function Gell by H. W
How write ISR devendor target

Void __vector_No (void) __attribute__((signal));
void __vector_No ()

Created by Notein

roid -- vector=po(void) -- attribute -- ((sisned)); -> Prototile

roid -- vector=po(void)

roid -- vector=po()

-- attribute -- ((sisned)); -> Prototile

roid -- vector=po(void)

-- attribute -- ((sisned)); -> Prototile