

MIPS ISA Processor Design

Course Name: EG 212, Computer Architecture -
Processor Design

Aishwarya Sharma IMT2023515

Satyam Ambi IMT2023623

Hithanshu Seth IMT2023100

Introduction :

The MIPS (Microprocessor without Interlocked Pipeline Stages) architecture is a Reduced Instruction Set Computer (RISC) architecture that was developed by MIPS Computer Systems, which was later acquired by Imagination Technologies. It was first introduced in 1981 and has since been used in a wide range of applications, from embedded systems to supercomputers. The MIPS architecture is known for its simplicity, which allows for high performance and low power consumption.

0.1 Instruction Set Architecture (ISA):

The **MIPS ISA** is based on a fixed-length, 32-bit instruction format.

- Instructions are divided into three types: **R-type, I-type, and J-type**.
 - R-type instructions are used for arithmetic and logical operations.
 - I-type instructions are used for data transfer and immediate operations.
 - J-type instructions are used for jump and branch operations.
- The ISA includes a set of 32 general-purpose registers, labeled 0 to 31, where \$0 is hardwired to zero and \$31 is used as the return addresses for function calls.

- The ISA also includes a set of floating-point registers, labeled \$f0 to \$f31, which are used for floating-point operations.
- The MIPS ISA supports both little-endian and big-endian byte orderings.

0.2 Memory Organization:

- The MIPS architecture uses a flat, linear memory model.
- Memory is byte-addressable, and the address space is typically 32 bits or 64 bits.
- The MIPS architecture supports virtual memory, which allows programs to use more memory than is physically available.

0.3 Pipeline Stages:

- The MIPS architecture uses a five-stage pipeline, which consists of the following stages:
 - Instruction Fetch (IF)
 - Instruction Decode (ID)
 - Execute (EX)
 - Memory Access (MEM)
 - Write Back (WB)
- The pipeline allows multiple instructions to be executed simultaneously, which improves performance.

0.4 Privileged Instructions:

- The MIPS ISA includes a set of privileged instructions for operating system and kernel-level operations.
- These instructions are used to control hardware resources, such as the interrupt controller, timer, and memory management unit (MMU).

0.5 Multi-threading and Multi-processing:

- The MIPS ISA includes support for multi-threading and multi-processing.
- Multi-threading allows multiple threads to execute concurrently on a single processor core.
- Multi-processing allows multiple processor cores to execute concurrently, which improves performance.

0.6 Exception Handling:

- The MIPS architecture includes support for handling exceptions, such as interrupts, system calls, and program errors.
- When an exception occurs, the processor switches to kernel mode and executes a predefined exception handler.

0.7 Performance and Power Consumption:

- The MIPS architecture is designed to be simple, efficient, and easy to implement, which allows for high performance and low power consumption.
- The architecture is optimized for pipelining, which improves performance by allowing multiple instructions to be executed simultaneously.
- The architecture is also optimized for low power consumption, which makes it suitable for battery-powered devices.
- The architecture is also optimized for low power consumption, which makes it suitable for battery-powered devices.

Overall, the MIPS architecture is a versatile and efficient architecture that has been widely used in a variety of applications. It is known for its simplicity, high performance, and low power consumption, which makes it a popular choice for a wide range of applications, from embedded systems to supercomputers.

This report presents our work on the EG 212, Computer Architecture Assignment 2 on MIPS ISA processor design.

The assignment consists three major tasks:

- Writing Assembly programs for three C++ Codes.

- Assemble the code and implement in MARS MIPS Simulator.
- Design of Single Non-Pipelined Processor.

Following will be the C++ codes along with their Assembly Codes , Single Lined Non-Pipelined Processor and the corresponding results.

Original C++ Codes along with their assembly codes :

1) Number of Permutations :

The Code takes two numbers (n and r) and gives the total number of permutations.

$$\begin{aligned} {}^nP_r &= \frac{n!}{(n-r)!} \\ &= \frac{n \cdot (n-1) \cdot (n-2) \cdot \dots \cdot (n-r+1)}{1 \cdot 2 \cdot 3 \cdot \dots \cdot r} \end{aligned}$$

Original C++ Code :

```
1 #include <bits/stdc++.h>
2 using namespace std;
3
4 int factorial(int n){
5     int f=1;
6     while(n>0){
7         f = f * n;
8         n--;
9     }
10    return f;
11 }
12 // "Finding the Permutation."
13 int main(){
14     int n,r;
15     cout<<"Enter the value of n : ";
16     cin>>n;
17     cout<<"Enter the value of r : ";
18     cin>>r;
19     if(n<r){
20         cout<<"Permutation cannot be found."<<endl;
21     }
22     else{
23         int permutation = (factorial(n))/(factorial(n-r));
24         cout<<"The permutation for entered n & r is: "<<permutation<<endl;
25     }
26     return 0;
27 }
```

Assembly Code :

Equivalent to the above C++ code we will write a assembly code in MIPS ISA format. The assembly code contains two blocks ".data" and ".text" .

```

1 .data
2 .text
3 main:
4     #"Enter the value of n: "
5     lw $t3,0($zero)
6     #"Enter the value of r: "
7     lw $t4,1($zero)
8     addi $t1,$zero,1
9     # Checking condition : (n < 0)
10    slt $s0,$t3,$zero
11    beq $s0,$t1,not_applicable
12    # Checking condition : (n = r)
13    beq $t3, $t4, calculate_permutation
14    # Checking condition : (n < r)
15    slt $t0, $t3, $t4
16    beq $t0, $zero, calculate_permutation
17    j not_applicable
18 calculate_permutation:
19     # Calculating factorial(n)
20     factorial1: #For n!
21         addi $t8,$zero,1
22         addi $t6,$zero,1
23         add $t7,$t3,$zero    # Load Input in $t3 into $t7 , substitute of
24         move.
25         loop1:
26             beq $t7, $zero, loop_end1
27             mult $t6, $t7
28             mflo $t6
29             sub $t7,$t7,$t8
30             j loop1
31         loop_end1:
32             add $s2,$t6,$zero    # Return the result , substitute for move
33     # Calculating factorial(n-r)
34     sub $s5,$t3,$t4
35     factorial2: #For (n-r)!
36         addi $t5,$zero,1
37         addi $t9,$zero,1
38         add $s7,$s5,$zero    # Load Input in $t4 into $s7 , substitute of
39         move.
40     ...CONTINUE...
41 not_applicable:
42     addi $s6,$zero,-1    #FINAL RESULT of nPr is in $s6
43     sw $s6,2($zero)
44     j end
45 end:
46     addi $v0,$zero,10
47     syscall

```

Find the full code in the file - mips1_Permutation_final.asm

2) Palindrome Checker :

The Code takes an integer and tells that the entered number is **PALINDROME** or **NOT A PALINDROME**.

Original C++ Code :

```
1 //Only works for POSITIVE NUMBERS.
2
3 #include <bits/stdc++.h>
4 using namespace std;
5
6 int isPalindrome(int num) {
7     int originalNum = num;
8     int reversedNum = 0;
9     while (num > 0) {
10         int digit = num % 10;
11         reversedNum = reversedNum * 10 + digit;
12         num /= 10;
13     }
14     if(originalNum==reversedNum){
15         return 1;
16     }
17     else{
18         return 0;
19     }
20 }
21 int main() {
22     int n;
23     cout << "Enter the number: ";
24     cin >> n;
25     if(n<0){
26         cout<<"PALINDROME CAN'T BE CHECKRD FOR NEGATIVE NUMBERS."<<endl;
27     }
28     if (isPalindrome(n)==1) {
29         cout << "PALINDROME NUMBER." << endl;
30     }
31     else {
32         cout << "NOT A PALINDROME NUMBER." << endl;
33     }
34     return 0;
35 }
```

Assembly Code :

Equivalent to the above C++ code we will write a assembly code in MIPS ISA format. The assembly code contains two blocks ".data" and ".text" .

```
1 .data
2 .text
3 main:
4     #Enter the value of n:
5     lw $t3,0($zero)
6     # Checking condition : (n < 0)
7     addi $t6,$zero,1
8     addi $t8,$zero,0
9     slt $t0, $t3,$zero
10    beq $t0,$t6,negative
11    add $a0,$t3,$zero
12    j Checking_Palindrome
13 Checking_Palindrome:
14    add $s3,$a0,$zero #originalnum
15    add $t9,$a0,$zero #copy_originalnum
16    addi $s4,$zero,0 #reversenum
17    addi $s5,$zero,10
18    loop:
19        beq $t9,$zero,loop_end
20        div $t9,$s5
21        mfhi $t7
22        mult $s4,$s5
23        mflo $s6
24        add $s4,$s6,$t7
25        div $t9,$s5
26        mflo $t9
27        j loop
28    loop_end:
29        beq $s3,$s4,true
30        addi $s6,$zero,0
31        j end
32 negative:
33    addi $s6,$zero,-1
34    sw $s6,1($zero)
35    j end
36 true:
37    addi $s6,$zero,1
38    sw $s6,1($zero)
39    j end
40 end:
41    addi $v0,$zero,10
42    syscall
```


3) Checking Twin Primes :

The Code takes two positive number and tells that the entered numbers are **TWINPRIME** or **NOT TWINPRIME**.

Original C++ Code :

```
1 //Only works for POSITIVE NUMBERS.
2 #include <bits/stdc++.h>
3 using namespace std;
4
5 int prime(int x){
6     int c=0;
7     int i=2;
8     while(i<x){
9         if(x%i==0){
10             c++;
11         }
12         i++;
13     }
14     return c;
15 }
16
17 int main(){
18     int n1,n2,k;
19     cout<<"Enter the first number: ";
20     cin>>n1;
21     cout<<"Enter the second number: ";
22     cin>>n2;
23     if(n1-n2>0){
24         k = n1-n2;
25     }
26     else if(n1-n2<0){
27         k = n2-n1;
28     }
29     if(prime(n1)==0 and prime(n2)==0 and k==2){
30         cout<<"The two numbers are prime."<<endl;
31     }
32     else{
33         cout<<"The two numbers are not prime."<<endl;
34     }
35 }
36 }
```

Assembly Code :

Equivalent to the above C++ code we will write a assembly code in MIPS ISA format. The assembly code contains two blocks ".data" and ".text" .

```

1 .data
2 .text
3     #Input the first number n1 and store it in $t0.
4     lw $t0,0($zero)
5     #Input the second number n2 and store it in $t1.
6     lw $t1,1($zero)
7     check:
8         beq $t0,1,end1
9         beq $t1,1,end1
10    check2:
11        slt $t4,$t0,$t1
12        beq $t4,1,swap
13        j continue
14    swap:
15        add $t3,$zero,$t0
16        add $t0,$zero,$t1
17        add $t1,$zero,$t3
18    continue:
19        sub $t6,$t0,$t1
20    prime1:
21        addi $t7,$zero,0
22        addi $t9,$zero,2 #value of 'i'
23        add $s6,$t0,$zero
24        loop1:
25            beq $t9,$s6,loop_end1
26            div $s6,$t9
27            mfhi $t2 #Storing remainder in $t2
28            beq $t2,$zero,increment_c1
29            addi $t9,$t9,1
30            j loop1
31    ...CONTINUE...
32    beq $s2,$zero,true1
33    j false
34    ...CONTINUE...
35 end1:
36    addi $s7,$zero,1
37    j end
38 end:
39    addi $v0,$zero,10
40    syscall

```

Find the full code in the file - mips3_Twinprime_final.asm

Memory Data :

The below is the data stored in memory on which the processor will operate. This gets generated from MARS when we will dump it to **Binary Text**.

```
1 1000110000000101100000000000000000
2 0010000000000111000000000000000001
3 0010000000001100000000000000000000
4 00000001011000000100000000101010
5 000100010000111000000000000010010
6 00000001011000000010000000100000
7 00001000000000000000000000000111
8 00000000100000001001100000100000
9 00000000100000001100100000100000
10 00100000000101000000000000000000
11 001000000001010100000000000001010
12 00010011001000000000000000001000
13 000000110011010100000000000011010
14 00000000000000000111100000010000
15 000000101001010100000000000011000
16 000000000000000001011000000010010
17 000000101100111110100000000100000
18 000000110011010100000000000011010
19 000000000000000001100100000010010
20 000010000000000000000000000001011
21 000100100111010000000000000000101
22 001000000001011000000000000000000
23 0000100000000000000000000000011100
24 001000000001011011111111111111111
25 101011000001011000000000000000001
26 0000100000000000000000000000011100
27 001000000001011000000000000000001
28 0000100000000000000000000000011100
29 001000000000001000000000000001010
30 000000000000000000000000000001100
```

Processor :

Processor reads the `Memory_<codename>.txt` file and accordingly identify the formats to R,I or J and then decode the **OPCODE** and according to the decoded **OPCODE** follow the 5-Stages.




Figure 1: Control Signals and Data Path

Processor Code :

```

1 #include <iostream>
2 #include <unordered_map>
3 using namespace std;
4 //defining functions
5 void checkRFormatFields(uint32_t instruction);
6 void checkIFormatFields(uint32_t instruction);
7 uint32_t extractJumpTarget(uint32_t instruction);
8 void executeRFormatInstruction(uint32_t instruction);
9 //...CONTINUE...
10 void printRegisters() { //for printing register values if needed.
11     cout << "Registers:" << endl;
12     for (int i = 0; i < 32; ++i) {
13         cout << "$" << i << ": " << registerFile[i] << endl;
14     }
15     cout << "HI: " << HI << endl;
16     cout << "LO: " << LO << endl;
17     cout << endl;
18 }
19 struct ControlSignals { // Define control signals struct
20     bool RegDst; // Selects destination register number
21     bool RegWrite; // Enable write to register
22     bool MemRead; // Read data from memory
23     bool MemWrite; // Write data to memory
24
25 //...CONTINUE...
26 int main() {
27     uint32_t instructions1[29] = {0b00100000000010111111101001011111,
28         0b00100000000011100000000000000001,
29         0b00100000000011000000000000000000,
30         0b000000001011000000100000000101010,
31         0b00010001000011100000000000010010,
32     //...CONTINUE...
33     int choice; // User choice
34     cout << "Select an option:" << endl; // Prompt user for choice
35     cout << "1. Palindrome Checker" << endl;
36     cout << "2. Number of permutations" << endl;
37     cout << "3. Checking Twin Primes" << endl;
38     cout << "Enter your choice (1, 2, or 3): ";
39     cin >> choice;
40     int numInstructions;
41     switch (choice) { // Execute instructions based on user choice
42         case 1:
43             numInstructions = sizeof(instructions1) / sizeof(instructions1
44 [0]); // Total number of instructions in the instruction memory.
45             cout << "Checking if a number is palindrome or not:\n" << endl
46 ;
47             //...CONTINUE...
48             return 0;
49     }

```

Find the full code in the file - Non-Pipelined_Processor.c++.

Execution Results :

The below screenshots shows how processor is executed.

NOTE : The Results are for 2nd code Palindrome Checker.

```
aish@aish-Lenovo-IdeaPad-S340-14IIL:~$ g++ Non-Pipelined_Processor.cpp
aish@aish-Lenovo-IdeaPad-S340-14IIL:~$ ./a.out
Select an option:
1. Palindrome Checker
2. Number of permutations
3. Checking Twin Primes
Enter your choice (1, 2, or 3): 3
Calculating if two numbers are twin prime or not:

Give a number:
5
Give an another number:
3
Instruction 1:
Instruction type: I-format load (lw)
Source Register (RS): 0
Target Register (RT): 8
Immediate (signed): 0
lw: $8 = mem[$0 + 0]
mem[$0 + 0] =5
PC:0

Instruction 2:
Instruction type: I-format load (lw)
Source Register (RS): 0
Target Register (RT): 9
Immediate (signed): 1
lw: $9 = mem[$0 + 1]
mem[$0 + 1] =3
PC:4

Instruction 3:
Instruction type: I-format add immediate (addi)
Source Register (RS): 0
Target Register (RT): 1
Immediate (signed): 1
ADDI: $1 = $0 + 1
PC:8

Instruction 4:
Instruction type: I-format branch equal (beq)
Source Register (RS): 1
Target Register (RT): 8
Immediate (signed): 49
Branch not taken (registers $1 and $8 are not equal)
```

Figure 2: Result

```

Immediate (signed): 49
Branch not taken (registers $1 and $8 are not equal)
PC:12

Instruction 5:
Instruction type: I-format add immediate (addi)
Source Register (RS): 0
Target Register (RT): 1
Immediate (signed): 1
ADDI: $1 = $0 + 1
PC:16

Instruction 6:
Instruction type: I-format branch equal (beq)
Source Register (RS): 1
Target Register (RT): 9
Immediate (signed): 47
Branch not taken (registers $1 and $9 are not equal)
PC:20

Instruction 7:
Instruction type: R-format
Source Register (RS): 8
Target Register (RT): 9
Destination Register (RD): 12
Shift Amount (SHAMT): 0
Function Code (Func): 42
Set on Less Than: $12 = ($8 < $9)
PC:24

Instruction 8:
Instruction type: I-format add immediate (addi)
Source Register (RS): 0
Target Register (RT): 1
Immediate (signed): 1
ADDI: $1 = $0 + 1
PC:28

Instruction 9:
Instruction type: I-format branch equal (beq)
Source Register (RS): 1
Target Register (RT): 12
Immediate (signed): 1
Branch not taken (registers $1 and $12 are not equal)
PC:32

```

Figure 3: Result

```

Instruction 10:
Instruction type: J-format jump
Jump to address: 14
PC:48

Instruction 14:
Instruction type: R-format
Source Register (RS): 8
Target Register (RT): 9
Destination Register (RD): 14
Shift Amount (SHAMT): 0
Function Code (Func): 34
Sub: $14 = $8 - $9
PC:52

Instruction 15:
Instruction type: I-format add immediate (addi)
Source Register (RS): 0
Target Register (RT): 15
Immediate (signed): 0
ADDI: $15 = $0 + 0
PC:56

Instruction 16:
Instruction type: I-format add immediate (addi)
Source Register (RS): 0
Target Register (RT): 25
Immediate (signed): 2
ADDI: $25 = $0 + 2
PC:60

Instruction 17:
Instruction type: R-format
Source Register (RS): 8
Target Register (RT): 0
Destination Register (RD): 22
Shift Amount (SHAMT): 0
Function Code (Func): 32
Add: $22 = $8 + $0
PC:64

Instruction 18:
Instruction type: I-format branch equal (beq)
Source Register (RS): 25
Target Register (RT): 22

```

Figure 4: Result

```

Immediate (signed): 8
Branch not taken (registers $25 and $22 are not equal)
PC:68

Instruction 19:
Instruction type: R-format
Source Register (RS): 22
Target Register (RT): 25
Destination Register (RD): 0
Shift Amount (SHAMT): 0
Function Code (Func): 26
Divide: LO = $22 / $25, HI = 1
PC:72

Instruction 20:
Instruction type: R-format
Source Register (RS): 0
Target Register (RT): 0
Destination Register (RD): 10
Shift Amount (SHAMT): 0
Function Code (Func): 16
Mfhi: $10 = HI
PC:76

Instruction 21:
Instruction type: I-format branch equal (beq)
Source Register (RS): 10
Target Register (RT): 0
Immediate (signed): 2
Branch not taken (registers $10 and $0 are not equal)
PC:80

Instruction 22:
Instruction type: I-format add immediate (addi)
Source Register (RS): 25
Target Register (RT): 25
Immediate (signed): 1
ADDI: $25 = $25 + 1
PC:84

Instruction 23:
Instruction type: J-format jump
Jump to address: 18
PC:64

Instruction 18:

```

Figure 5: Result

```

Instruction 18:
Instruction type: I-format branch equal (beq)
Source Register (RS): 25
Target Register (RT): 22
Immediate (signed): 8
Branch not taken (registers $25 and $22 are not equal)
PC:68

Instruction 19:
Instruction type: R-format
Source Register (RS): 22
Target Register (RT): 25
Destination Register (RD): 0
Shift Amount (SHAMT): 0
Function Code (Func): 26
Divide: LO = $22 / $25, HI = 2
PC:72

Instruction 20:
Instruction type: R-format
Source Register (RS): 0
Target Register (RT): 0
Destination Register (RD): 10
Shift Amount (SHAMT): 0
Function Code (Func): 16
Mfhi: $10 = HI
PC:76

Instruction 21:
Instruction type: I-format branch equal (beq)
Source Register (RS): 10
Target Register (RT): 0
Immediate (signed): 2
Branch not taken (registers $10 and $0 are not equal)
PC:80

Instruction 22:
Instruction type: I-format add immediate (addi)
Source Register (RS): 25
Target Register (RT): 25
Immediate (signed): 1
ADDI: $25 = $25 + 1
PC:84

Instruction 23:

```

Figure 6: Result


```

Instruction 23:
Instruction type: J-format jump
Jump to address: 18
PC:64

Instruction 18:
Instruction type: I-format branch equal (beq)
Source Register (RS): 25
Target Register (RT): 22
Immediate (signed): 8
Branch not taken (registers $25 and $22 are not equal)
PC:68

Instruction 19:
Instruction type: R-format
Source Register (RS): 22
Target Register (RT): 25
Destination Register (RD): 0
Shift Amount (SHAMT): 0
Function Code (Func): 26
Divide: L0 = $22 / $25, HI = 1
PC:72

Instruction 20:
Instruction type: R-format
Source Register (RS): 0
Target Register (RT): 0
Destination Register (RD): 10
Shift Amount (SHAMT): 0
Function Code (Func): 16
Mfhi: $10 = HI
PC:76

Instruction 21:
Instruction type: I-format branch equal (beq)
Source Register (RS): 10
Target Register (RT): 0
Immediate (signed): 2
Branch not taken (registers $10 and $0 are not equal)
PC:80

```

Figure 7: Result

```

Instruction 22:
Instruction type: I-format add Immediate (addi)
Source Register (RS): 25
Target Register (RT): 25
Immediate (signed): 1
ADDI: $25 = $25 + 1
PC:84

Instruction 23:
Instruction type: J-format jump
Jump to address: 18
PC:64

Instruction 18:
Instruction type: I-format branch equal (beq)
Source Register (RS): 25
Target Register (RT): 22
Immediate (signed): 8
Branching to address: 27 (registers $25 and $22 are equal)
PC:108

Instruction 27:
Instruction type: R-format
Source Register (RS): 15
Target Register (RT): 0
Destination Register (RD): 18
Shift Amount (SHAMT): 0
Function Code (Func): 32
Add: $18 = $15 + $0
PC:104

Instruction 28:
Instruction type: I-format add Immediate (addi)
Source Register (RS): 0
Target Register (RT): 15
Immediate (signed): 0
ADDI: $15 = $0 + 0
PC:108

```

Figure 8: Result

```

Instruction 29:
Instruction type: I-format add immediate (addi)
Source Register (RS): 0
Target Register (RT): 25
Immediate (signed): 2
ADDI: $25 = $0 + 2
PC:112

Instruction 30:
Instruction type: R-format
Source Register (RS): 9
Target Register (RT): 0
Destination Register (RD): 22
Shift Amount (SHAMT): 0
Function Code (Func): 32
Add: $22 = $9 + $0
PC:116

Instruction 31:
Instruction type: I-format branch equal (beq)
Source Register (RS): 25
Target Register (RT): 22
Immediate (signed): 8
Branch not taken (registers $25 and $22 are not equal)
PC:120

Instruction 32:
Instruction type: R-format
Source Register (RS): 22
Target Register (RT): 25
Destination Register (RD): 0
Shift Amount (SHAMT): 0
Function Code (Func): 26
Divide: LO = $22 / $25, HI = 1
PC:124

Instruction 33:
Instruction type: R-format
Source Register (RS): 0
Target Register (RT): 0
Destination Register (RD): 10
Shift Amount (SHAMT): 0
Function Code (Func): 16
Mfhi: $10 = HI
PC:128

```

Figure 9: Result

```

Instruction 34:
Instruction type: I-format branch equal (beq)
Source Register (RS): 10
Target Register (RT): 0
Immediate (signed): 2
Branch not taken (registers $10 and $0 are not equal)
PC:132

Instruction 35:
Instruction type: I-format add immediate (addi)
Source Register (RS): 25
Target Register (RT): 25
Immediate (signed): 1
ADDI: $25 = $25 + 1
PC:136

Instruction 36:
Instruction type: J-format jump
Jump to address: 31
PC:116

Instruction 31:
Instruction type: I-format branch equal (beq)
Source Register (RS): 25
Target Register (RT): 22
Immediate (signed): 8
Branching to address: 40 (registers $25 and $22 are equal)
PC:152

Instruction 40:
Instruction type: R-format
Source Register (RS): 15
Target Register (RT): 0
Destination Register (RD): 19
Shift Amount (SHAMT): 0
Function Code (Func): 32
Add: $19 = $15 + $0
PC:156

```

Figure 10: Result

```

Instruction 41:
Instruction type: I-format branch equal (beq)
Source Register (RS): 18
Target Register (RT): 0
Immediate (signed): 1
Branching to address: 43 (registers $18 and $0 are equal)
PC:164

Instruction 43:
Instruction type: I-format branch equal (beq)
Source Register (RS): 19
Target Register (RT): 0
Immediate (signed): 1
Branching to address: 45 (registers $19 and $0 are equal)
PC:172

Instruction 45:
Instruction type: I-format add immediate (addi)
Source Register (RS): 0
Target Register (RT): 20
Immediate (signed): 2
ADDI: $20 = $0 + 2
PC:176

Instruction 46:
Instruction type: I-format branch equal (beq)
Source Register (RS): 14
Target Register (RT): 20
Immediate (signed): 1
Branching to address: 48 (registers $14 and $20 are equal)
PC:184

Instruction 48:
Instruction type: I-format add immediate (addi)
Source Register (RS): 0
Target Register (RT): 16
Immediate (signed): 1
ADDI: $16 = $0 + 1
PC:188

```

Figure 11: Result

```

Instruction 49:
Instruction type: I-format store (sw)
Source Register (RS): 0
Target Register (RT): 16
Immediate (signed): 2
sw: mem[$0 + 2] = $16
PC:192

Instruction 50:
Instruction type: J-format jump
Jump to address: 56
PC:216

Instruction 56:
Instruction type: I-format add immediate (addi)
Source Register (RS): 0
Target Register (RT): 2
Immediate (signed): 10
ADDI: $2 = $0 + 10
PC:220

Instruction 57:
Instruction type: R-format
Source Register (RS): 0
Target Register (RT): 0
Destination Register (RD): 0
Shift Amount (SHAMT): 0
Function Code (Funct): 12
PC:224

```

Figure 12: Result