

- Spatial locality refers to tendency of execution to involve a number of memory locations that are clustered, while temporal locality deals with tendency for a processor to access memory locations that have been used secently. larger cache blocks & prefetching mechanis ms are used to exploit spatial locality. Temporal locality is exploted by keeping recently used instructions & data Values in cache memory, I by exploiting a coche hier weeky. octors a[1] is accessed after a[0] both are near memory locations à herre example of spatial locality. - a (0) is accessed for j=0 & j=1; same memory location accessed in hearty time & hence example of temporal locality. 22 Set-associative cache has block size of four 16-bit words & set size of 2. Cache can accomodate a total of 4096 words. Main memory that size that is cacheable of 64 x 32 bits. Design Cache structure & Show how processors addresses are in tempreted. Give that Set Sixe -> 2 Aus. Main Memory 817e > 64KX32 bits Set size given is 2, 802-wat set associative Main memory size = 64 KB X32/88 = 64 KB X4B

Sample Sommy , 

A digital computer has memory units 64 K X 16 & a cache memory of 1 K words. The cache uses direct mapping with block size of four words. a) How many bits one there in tag, index, and block
I word fields of address format?

b) How many bits one there in each word of cache
I how one they divided into functions? Include valid c) How many blocks can cache accomodate? Ans a) Main memory has 64k = 64 × 1024 = 2° × 2° = 2 16 words

Cache memory has 1K = 1024 = 2° words Cached address consists of index & tag part. Index & tag
together make main memory address. Index part addresses
cache memory & tag part represents rest of main memory address. In this case to address main memory we need 16 bits (216) and to address cache memory we need 10 bits (210).

Andex is 10 bits wide & Tag is bits wide (16-10-6). When using blocks the index is divided into "Block" part & the "Word" part. Block part addresses blocks of cache memory & word part addresses individual words in block, An this case the slock is 4 words long for what we need 2 bits (22) and that leaves 8 bits (10-20=8) for addressing blocks Block - 8 bits Word = 2 bits Tag z 6 bits Index = 10 bits

b) for above example a course word with valid bit would contour. Valid bit = 1 bit Tag 2 6 bits
Data 2 16 bits Total bits = 23 bits c) of cache has 1K words and block size is 4 words then number of that blocks is 1K/4 = 1024/4 = 256 that blocks. Access time of cache memory is 100 ns 2 that of main memory 100 ns. It is estimated that 80% of memory reguests are for read and remaining is 0.9. A write through procedure is used. a) What is average access time of system for considering only membrigs reads cycles? 1) Average access time of system for both read 2 write requests? c) What is hit reatio taking into consideration the Wolte cycle? Au a) Average accoss time read = Hit ratio X Cache access time + ( |- hit ratio) X Main memory auess time = 0.9 × 100 ns + (1-0.9) × 100 ns = 90 ns × 100 ns = Il we take in account both read & write accesses then we have to sun averages for read & worth

Read average would take those 80% of all these overall requests 2 average read acress time of 190 ne we calcuted in a) to get 0.8 × 190

Write average would take those 20% of overall requests and main memory acress time of 1000 ns to get 0.2 × 1000 ns.

We get: - 0.8 × 190 ns + 0.2 × 1000 = 152 ns + 200 ns - 352m

Hit ratio read = Read requests -/. X Hit vatio = 0.8 X 0.9 = 0.72

What are key properties of semiconductor memory?
What is difference b/w DRAM & SRAM in terms of application?
What is difference b/w DRAM & SRAM in terms of
characteristics of such as speed, size & cost? What are applications
for ROM? What are difference b/w Optical Magnetic Tape 2

Magnetic Disk?

Ans: They exhibit two stable states, which can be used to suppresent binary 1 or 0.

They are capable of being written into (at least once) to set state.

They are capable of being read to sense state.


SRAM is used for cache memory (both on l off chip), I DRAM is used for main memory.

SRAM's generally have father cicless times than DRAM's DRAM's are less expensive and smaller than

BRAMS.

Microprogrammed control wit memory, library subvoutines for frequently wented functions, systems programs function
- Magnetic Tape  1. Cost of magnetic tape is less. 1. Cost of magnetic disk is more.  2. Realibility of magnetic tape 2. Realibility of magnetic disk is more.
3. Access time for magnetic tope 3. Access time for magnetic de mone. tape is less.  4. Data transfer rate for 4. Data transfer is rate for magnetic tope is comparatively magnetic disk is more.
5. Magnetic tape is used for 5. Magnetic disk is used for as backups.  Becondary storage.
accessing tate is slow. Tate is high or fast  7. Magnetic tape data carn't 7. Magnetic disk data can be be updated after fed-up of updated.
8. Magnetic tape il morre 8. Magnetic disk il less portable.  portable.
7. A computer use RAM chips of 1024 XI Capainty.
a) How many chips age needed, and how many should their address lines be connected to provide a memory capacity of 1024 by tes?
Capacity of 16K bytes?  Explain in words how chips are connected to address.
bus?

is 1024 bytes or (1024 x 8) but whose capacity
= No. of chips required to obtain memory capacity of 1024 bytes are:
= 1024 XB = 8 Am 1024
210 = 1024 80 a memory chip capacity of 1024 bytes connected with 10 address lines
6) Capacity of chip = (1024 XI) = 1024 bits
We have to obtain whose capacity is 16 K bytes or (16×1024×18) bits
110 000
No. of chips required to obtain a memory copacity
$\frac{9}{16\times1027\times8} = 128$ Ans
1024



a) Selected field will be 32-(16710) = 6 bits b) 16 status means 4 bits core suguired for it (24 2) Input for multiplexer = Selection field bits 8 total bits = 6-4=2 bits microinstructions for each noutine. Operations code has six bits. I control memory has 2046 words. Avre opcode 2 6 bit Control memory = 2048 words = 11 bits of address

mapping from 6 bits = 11 bit

XXXXXXX Ang = BOXXXXXXOO b) show a 9-bit microoperation field in a microinstruction can be divided into subfields to specify 46 micro-operation be specified in one-How many micro-operations can microins buction? 5-bits 215-1 = 31 micro operations 4-bits 2^4-1 ± 15 Total & 46 c) Explain the steps that are performed during address sequencing in detail. Micro just ruetions in groups is used to store by control memory. Each group is used to specify a routine (ontrol memory of each computer how instructions which contains their nicro-programs soutine. Micro-programs are used to generate the microoperations that will be used to execute instructions Ans-10 suppose address sequencing of control memory as controlled by hardware. In that case, hardware must be capable to branch forom one routine to another routine and also able to apply sequencing of microinstructions within a subtine. When we try to execute a single instruction of amputer, control must undergo the following steps: Stal 1) When power of computer is turned on, we have to first load an anitial address into control address register. Address can be defined as first microinstruction address. With help of this address, we are able to activate the instruction fetch routine. 6 Control memory will go through routine, which will be used to find out the effective address of aperand.
3 In next step, a micro-operation will be generated which will used to execute instruction fetched from We are able to transform bits of instruction code into can address with help of control memory when routine is Tocated. Process can be called mapping process. Control memory required the capabilities of address sequening, which is described as follows: o On status of status bits wonditions, address sequencing selects conditional branch or wonditional branch able to envienent the control oddress · Addressing sequence is satisfiet subroutines calls and returns. provided by addressing control memory

