


8051 Microcontroller



- 1) once 12MHz is provided CPU will function.
- 2) Interrupts → for timer
- 1 Interrupts → for serial ports.

Interrupt Control: handle / tells which interrupts will execute first by the processor / CPU. (Total 5 interrupts are there).

4kB ROM: program is stored in ROM. (Address range: 0000H to 0FFFH).

128kB RAM: data is stored in RAM.

8051 follows Harvard architecture as separate memory is there for RAM & ROM.

→ with the help of P0 and P2 the bus control will control external memory address / data.

Port-3 has Multiple Functionality.



- 1) It is working as IO port.
- 2) It is used for Serial communication. (RxD, TxD)
- 3) It is used for timer clock input. (Timer 1, Timer 0)
- 4) It is used for external hardware interrupts.

P3 - 8 bit
(8 pins)

\overline{RD} } external memory Readwrite.
 \overline{WR} } for External RAM

* Bus Control will provide address data from external memory through P0.


* RAM Memory. Space Allocation 8051 {00 - 7FH} 128 bytes.



MOV A, R0
MOV A, 08H → address without #


16 bytes of RAM for bit wise addressing.

Stack pointer resides inside Scratchpad RAM only. responsible for push/pop operation.



→ push/pop operation can be used by programmer.

→ only decided by programmer how to use the memory.



each bit can be addressable.

SETB 7FH: Set MSB of 2FH Ram location
CLR 08H: Clear LSB of 21H Ram location

00H - 1FH
10H - 2FH
20H - 7FH

★ Stack of 8051 uC (8 bits) register.

- Stack is memory area ^{created} with SP (Stack pointer).
- SP ~~associated~~ ^{associated} Internal RAM. (128 Bytes) (00F - 7FH) (0 - 127)
- SP can point any of the byte in (00F - 7FH) range.
- Stack used to store & return address during ISR and subroutines.
- default address SP during Reset is 07H.

→ program can change SP location as per their requirement by using.

MOV SP, #20H; SP holds 20H address of RAM.

sp → data point karta hai is byte # line hai. but vo. data ek address hai.

→ push/pop operation performed are.

- 1) MOV R1, #11H ; R1 ← 11H
- 2) MOV R2, #22H ; R2 ← 22H
- 3) MOV SP, #2FH ; SP ← 2FH ^{It is by default address of SP is 07H}
- 4) PUSH R1 ; push R1 on stack.
- 5) PUSH R2 ; push R2 on stack.
- 6) POP R3 ; pop R3 from stack.
- 7) POP R4 ; pop R4 from stack.

| Address | Data |
|---------|------|
| 09H | |
| 08H | |
| 07H | XX |

→ SP

↓
Default location of SP.

| Address | Data |
|---------|------|
| 31H | |
| 30H | |
| 2FH | XX |

SP →

After 3rd instruction.

| Address | Data |
|---------|------|
| 31H | |
| 30H | 11H |
| 2FH | XX |

→

After 4th.

| Address | Data |
|---------|------|
| 31H | 22H |
| 30H | 11H |
| 2FH | XX |

→

After 5th instruction

| Address | Data |
|---------|------|
| 31H | 22H |
| 30H | 11H |
| 2FH | XX |

→

R3 = 22H
decrement by 1.


| A | D. |
|-----|-----|
| 31H | XX |
| 30H | 11H |
| 2FH | XX |

→

R4 = 11H
decrement SP.

→ Since address of 2FH is not received from memory...

* Memory Structure of 8051



* Special Function Registers. (SFR) (128 Bytes).

- we have 21 Special Function Registers. (8 bits each) 1 bytes.
- Timer, Counters, IO, Serial, Communication, Interrupt.
- These all SFR along with address to reduce the No. of OP codes.
- Internal Rom is from 00H to 07H & SFR addressing are used in 80H to FFH.
- It supports Byte & bit wise operations.

Eg SETB P0.0 ; SETB has opcode & P0.0 has address. i.e. 80H

- 8051 supports
 - bit wise Special function
 - byte wise Special function

→ If addressing not done with SFR then there will be many opcodes that will ↑ the complexity of instruction decode.

* 8051 Instructions.

- ① MOV A, #55H
- ② MOV DPTR, #55H
- ③ MOV PI, #55H

② Exchange Instruction

- XCH A, 30H ; $A \leftrightarrow M[30H]$
- XCH A, R0 ; $A \leftrightarrow R0$
- XCH A, @R0 ; $A \leftrightarrow M[R0]$

③ Arithmetic Instructions.

- ADD A, byte.
- ADDC A, byte
- SUBB A, byte
- INC A
- INC Byte
- INC DPTR
- DEC A
- DEC ~~DPTR~~ Byte
- MUL AB
- DIV AB
- DA A

we to facilitate BCD addition
only work after add Instruction
Not work after INC instruction

Ex

MOV A, #23H
MOV B, #29H

ADD A, B $A \leftarrow A + B = 4CH$

DA A.

$A \leftarrow A + 6 = 52$

23
29

53 → in decimal
but ans is
4CH

Logic Instructions

- ① AML
- ② ORL
- ③ XRL

③ CPL only work with Port A.

eg. Find 2's complement of value 85H.

MOV A, #85H

CPL A

ADD A, #01

★ Addition of 16 bit Number.

1st No. 1050H - 1051H
2nd No. 1052H - 1053H

show at 1054H - 1055H

LHLD 1050H

H = [1051] L = [1050]

XCHG

D = [1051] E = [1050]

LHLD 1052H

H = [1052] L = [1053]

MOV A, L

ADDE

MOV L, A

MOV A, D

ADDH

MOV H, A

SHLD 1054H

★ Multiplication of two Number. (8bit)

1st No. 1050H

2nd No. 1051H.

MOVA, 00H

MOV D, 00H

for MSB

LXI H, 1050H

MOV B, M

INX H

MOV C, M

| B | C |
|----|----|
| 04 | 03 |

loop: ADD B

JNC exit

INR D

exit: DCR C

JNZ loop

increased carry generated.

MOV H, D

MOV L, A

SHLD 1052H

(SIA) for save at other.

* Division of two 8 bits Numbers

```

MOV Quotient D, 00H
LXI H, 1050H
MOV B, M
INX H
MOV C, M
Loop: SUB B
      INR D
      CMP B [(A > B) C=0  
          2=0]
      JNC Loop
      STA 1052H → [Remainder]
      MOV A, D
      STA 1053H → [Quotient]
      HLT
  
```

divisor ² / dividend ¹⁰¹

① 1050H ② 1051H
2 10
③ ④

* Find Max of 5 Numbers stored at 1050H to 1054H.

```

LXI H, 1050H
MOV A, M
MOV C, 04H
Loop: INX H
      CMP M
      JNC exit [(A > M) C=0  
              (A < M) C=1]
      MOV A, M
exit: DCR C
      JNZ Loop
  
```


① contains greater/max. value

* Store Number in Asc order 1050H - 1054H and 1060H - 1064H.

```

LXI H, 1050H
MOV A, M
LXI D, 1060H
Loop: MOV C, 05H
      MOV A, M
      INX H
      STAX D
      DCX D
      JNZ Loop
  
```

* Addition of Number array



LXI H, 1050H
MOV A, M

A ← [1050]
51

MOV C, 09H

MOV B, 00H

For carry

loop: INX M
ADD B A, [A+M]

JNC SWP

INR B

SWP: DCR C

JNZ loop

for storing back memory

STA 1060H → lower bit of num
MOV A, B
STA 1061H
HLT

* Ascending order

LXI H, 2050H

MOV B, 04H

loop2: MOV C, 04H

INX H

loop1: MOV A, M

INX H

MOV D, M

CMP D (A < D) ✓ swap (y=1)

JC skip

MOV M, A

DCR H

MOV M, D

INX H

skip: DCR C

JNZ loop1 (in)

DCR B

JNZ loop2 (out)

HLT