

## EXPERIMENT – 6

### **AIM**


To design and simulate 5-bit common bus system using multiplexers.

### **PLATFORM/TOOL USED**

- Simulator: <https://circuitverse.org/simulator>

### **THEORY**

A typical computer has many registers, and the information is transferred between these registers. A way to transfer the information is using the common bus system.



**A bus system for transfer of contents of four registers**


The construction of such bus system for 4 registers is shown above. The bus consists of 4x1 multiplexers with 4 inputs and 1 output and 4 registers with bits numbered 0 to 3. There are 2 select inputs S<sub>0</sub> and S<sub>1</sub> which are connected to the select inputs of the multiplexers.

The output 1 of register A is connected to input 0 of MUX 1 and similarly other connections are made as shown in the diagram. The data transferred to the bus depends upon the select lines. A table for the various combinations of select lines is shown below.

**Truth Table for REGISTER Selection**

<b>Select Lines Combination</b>			<b>Register Selected</b>	<b>MUX line selected in all MUXes</b>	<b>Content transferred on 5-bit Common Bus</b>
<b>S<sub>2</sub></b>	<b>S<sub>1</sub></b>	<b>S<sub>0</sub></b>			
0	0	0	Register A	1 <sup>st</sup> input of all MUX	A <sub>4</sub> A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> A <sub>0</sub>
0	0	1	Register B	2 <sup>nd</sup> input of all MUX	B <sub>4</sub> B <sub>3</sub> B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>
0	1	0	Register C	3 <sup>RD</sup> input of all MUX	C <sub>4</sub> C <sub>3</sub> C <sub>2</sub> C <sub>1</sub> C <sub>0</sub>
0	1	1	Register D	4 <sup>TH</sup> input of all MUX	D <sub>4</sub> D <sub>3</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>
1	0	0	Register E	5 <sup>TH</sup> input of all MUX	E <sub>4</sub> E <sub>3</sub> E <sub>2</sub> E <sub>1</sub> E <sub>0</sub>


The transfer of information from some source register to a destination register is performed by transferring the content of the register to the bus and then the contents of the bus to a destination register. This can be accomplished by connecting the bus lines to the inputs of all destination registers and activating the load control of the desired destination register. The symbolic notation for this operation is shown as:



The number of multiplexers needed to construct the bus is equal to  $n$ , the number of bits in each register. The size of each multiplexer must be  $(k \times 1)$  since it multiplexes  $k$  data lines (or simply the no. of registers)

- No. of MUX = No. of bits in each register
- Size of MUX = No. of data lines it multiplexes (or No. of Registers)

### SIMULATED OUTPUT



### RESULT

The combinational circuit 5-bit common bus system using multiplexers have been implemented on the Online Simulator and its working has been studied and analysed.

CRITERIA	TOTAL MARKS	MARKS OBTAINED	COMMENTS
Concept (A)	2		
Implementation (B)	2		
Performance (C)	2		
Total	6		