



Project Nheengatu: EPICS support for CompactRIO FPGA and LabVIEW-RT


Dawood Alnajjar - SOL



LabVIEW



National instruments general interface to configure the CRIO through VI development. VIs Can be implemented on the FPGA or LinuxRT (labviewRT).







CompactRIO 9045

Has a Xilinx Kintex 7 FPGA and an atom processor running LinuxRT








Objective

Input and output binary and analog data, fast trigger counting, fine control using EPICS and CRIO


FPGA LabviewRT (runs in LinuxRT)







Nheengatu architecture



- (1) LabviewRT : Developed extensions to open a shared memory and write/read from/to it FPGA : Use C API generator to generate addresses associated with variables
- (2) LibCrioLinux.so: abstraction layer to reads and writes to shared memory and FPGA addresses of the variables using a reference "name"
 - NiFpgaHelp.so: Contains all NI specific functions
- (3) Device support: EPICS library that contains 5 types of records: BI, BO, AI, AO, Scaler, Waveform, and contains functions to initialize CRIO from IOC
- (4) EPICS IOC : IOC (no custom code, just db templates) that has access to all device support types






1.1 Handling FPGA variables (1/6)


BIs: Concatenate and connect to U64 Indicator

BOs: As is (boolean indicator)

Binary output: as is



Binary input: Convert to 64-bit U64








1.1 Handling FPGA variables (2/6)


Al and AO handling: Convert to fixed-point or single precision floating point

Single precision floating point handling

Analog input: Convert to float




Analog output: Convert to FXP



Fixed-point handling

Analog input: use cast to U64 polymorphic VI




Analog output: use cast to fixed-point polymorphic VI



15% if this optimization is applied



1.1 FPGA variables (3/6)







1.1 Handling FPGA variables (4/6)

Reading arrays: instantiate indicator array

- 108 | 116, | 132, | 164
- U08, U16, U32, U64
- Single precision floating point





1.1 FPGA variables (5/6)

Generate bitstream and C API files

fpga target libs & examples examples Open scaler_digitial_64 Explore... scaler_digital_2c scaler_analog_12 Show in Files View Ctrl+E scaler analog 2d Print... scaler_analog_di fpga_all_exampl scaler.lvlib 40 MHz Onboard Cloc Find IP Builder Save Mod3 (Slot 3, NI 9403) Save As... Mod1 (Slot 1, NI 9401) Mod5 (Slot 5, NI 9263) Mod8 (Slot 8, NI 9215) Mod2 (Slot 2, NI 940 Launch C API Generator...

Generates header file with addresses


```
NiFpga fpga all example IndicatorU32 Looptime = 0x18034,
     NiFpga fpga all example IndicatorU32;
38
39
40
      typedef enum
41
    ⊟{
42
         NiFpga fpga all example IndicatorU64 BI = 0x180A0,
     NiFpga fpga all example IndicatorU64;
43
44
45
      typedef enum
46
    ☐ {
47
         NiFpga fpga all example IndicatorSgl Mod4AI0 = 0x180B0,
48
         NiFpga fpga all example IndicatorSgl Mod4AI1 = 0x180AC,
49
         NiFpga fpga all example IndicatorSgl Mod4AI2 = 0x180A8,
         NiFpga fpga all example IndicatorSgl Mod4AI3 = 0x180A4,
51
         NiFpga fpga all example IndicatorSgl Mod6TC0 = 0x180D0,
         NiFpga fpga all example IndicatorSgl Mod6TC1 = 0x180CC,
53
         NiFpga fpga all example IndicatorSgl Mod6TC2 = 0x180C8,
         NiFpga fpga all example IndicatorSgl Mod6TC3 = 0x18
```

The address of each variable must be noted for the cfg.ini file (or automation tools can be used).





1.1 FPGA variables (6/6)



Make sure that non of your indicators and controls are omitted by abiding with the data types defined above!






1.2 LabviewRT variables


Four Vis were developed to synchronize variable/array exchange with EPICS


- IOC Shared memory initialize.vi
 - Initializes shared memory. All input can be left as default
- IOC Shared memory de-initialize.vi
 - de-initializes shared memory.
- SM read and increment.vi (polymorphic VI)
 - Reads the variable (from EPICS) when setting the polymorphic VI
- SM write and increment.vi (polymorphic VI)
 - Writes the variable (to EPICS) when setting the polymorphic VI

All VI MUST be chained with <ptr in> and <ptr out>.

The index of the variable must be noted for the cfg.ini file.











2 & 3 libCrioLinux.so and EPICS device support

NO alteration or re-compile is required!





4.1 EPICS IOC (1/10)

As long as the associated DB files are used, the IOC does not need to be compiled either!





4.2 EPICS IOC - CFG.INI (2/10)

```
Destination Crio IP: The IP address of the target CRIO
                         For safety, our intention is to keep this
                         IP as the loopback address (127.0.0.1)
  - Path: is the path to the bitfile that will be used to configure
          the FPGA of the target CRIO.
 - Bitfile Name: Is the name of the bitfile
; - Signature: Is the signature of that specific bitfile
; - Use Shared Memory: Set to 1 if labviewRT will open a shared memory
 - Shared Memory Path: If Use Shared Memory is set to 1, then this path
                        will be used.
[Settings]
Shared Memory Path=/labview_linux_sm
Path=/home/ABTLUS/dawood.alnajjar/work/crio-linux-libs/bitfiles
Signature=071ABA139A0C89D5C7E4051E2DB7F220
Bitfile Name=NiFpga_waveform.lvbitx
Destination Crio IP=127.0.0.1
Use Shared Memory=1
Shared Memory Size=4096
```

If changed, must be changed in labview RT VI too!

Disabling shared memory disables all labview RT variable processing.





4.2 EPICS IOC - CFG.INI (3/10)

• 2 types of variables: labview RT variables, and FPGA variables

```
56 Mod5/A00=180B4
57 RT_DBL_A01=1
```

The library distinguishes the RT variables type and its size through its name

```
RT Variables:
   The keyword RT is reserved for variables that are defined
   in labview RT. Do not use this reserved word in your names
   unless it is an RT variable, otherwise it will be ignored!
   In case of AI, AO, BI, BO, WF, Keywords for realtime double, single,
   Signed 8, 16, 32, 64 and unSigned 8, 16, 32, 64 are defined as follows
                   : RT_DBL_<NAME>
    Double
   Single
                   : RT_SGL_<NAME>
   UnSigned 64 bit : RT_U64_<NAME>
   UnSigned 32 bit : RT_U32_<NAME>
   UnSigned 16 bit : RT_U16_<NAME>
   UnSigned 08 bit : RT_U08_<NAME>
   Signed 64 bit : RT I64 < NAME>
   Signed 32 bit : RT I32 <NAME>
   Signed 16 bit : RT I16 <NAME>
   Signed 08 bit : RT_I08_<NAME>
```





4.2 EPICS IOC - CFG.INI (4/10)

- [BIAddresses]
 - Address/index of BI
- [BI0]: index -name relation of each bit in the 64 bits (FPGA)
- [AO]: Address/index of each available output analog variable
- [AI]: Address/index of each available input analog variable
- [BO]: Address/index of each available output digital variable

```
[BIAddresses]
    BI0=180A0
    RT_BOL_BITest=21
47
     ; This has the bit mapping of BIO.
     [BI0]
    0=Mod3/DI00
    1=Mod3/DI01
50
51
52
53
     ; This has the address of each AO peripheral.
     : Category must have name AO.
     [AO]
    Mod5/A00=180B4
    RT_DBL_A01=1
     ; This has the address of each AI peripheral. TCs are also
     ; Considered as AI. Category must have name AI.
     [AI]
61
    Mod4/AI0=180B0
62
    RT_DBL_AI0=2
     ; This has the address of each BO peripheral.
66
      Category must have name BO.
67
     [BO]
    Mod1/DI00=18092
    RT_BOL_BO0=0
70
```





4.2 EPICS IOC - CFG.INI (5/10)

- [WAVEFORM]
 - List pf waveforms (RT & FPGA)
- [WAVEFORMXX]:
 - details of WAVEFORMXX
- [FXP_XX]:
 - Details of FXP_XX

```
This has the waveform list (input arrays)
[WAVEFORMS]
RT_SGL_WF0=
waveform_sgl2=
; This has the details of the RT waveform
[RT_SGL_WF0]
Size=5
Address=0
Type=SGL
; This has the details of the FPGA waveform
[waveform_sgl2]
Size=3
Address=1811C
Type=SGL
; This is the address of each AI peripheral. Note that it
 contains fixedpoint (keyword: start with FXP)
[AI]
FXP_aifxp4=18154
aiMod4AI2=18038
; This has the details of the Fixedpoint (only FPGA)
[FXP_aifxp4]
Sign=1
Word Length=64
Integer Word Length=0
```





4.2 EPICS IOC - CFG.INI (6/10)

```
[SCALERS]
73
     SCALER_DIGITAL=0
     SCALER_ANALOG=1
75
76
     [SCALER_ANALOG]
78
     Enable=1800E
79
     Gate=18006
     OneShot=1800A
81
     Counters=18010
82
     Preset Values=18000
83
     Number of Counters=2
84
     Done=18016
     [SCALER_DIGITAL]
87
     Enable=1801E
     Gate=18022
90
     OneShot=1801A
     Counters=18028
91
     Preset Values=1802C
92
     Number of Counters=2
93
94
     Done=18026
```





4.2 EPICS IOC – Settings (7/10)

Introduce path of deviceSupportCrio to IOC \$(TOP)/configure/RELEASE

```
TEMPLATE_TOP=$(EPICS_BASE)/templates/makeBaseApp/top
ASYN = /usr/local/epics-nfs/modules/R3.15.6/synApps/R6.0/support/asyn-R4-33
TEMPLATE_TOP=$(EPICS_BASE)/templates/makeBaseApp/top
ASYN = /usr/local/epics-nfs/modules/R3.15.6/synApps/R6.0/support/asyn-R4-33
ASYN = /usr/local/epics-nfs/modules/R3.15.6/synApps/R6.0/support/std-R3-5
ASYN = /usr/local/epics-nfs/modules/R3.15.6/crio-dev-sup/2019_06_11_01
```

Introduce deviceSupportCrio library name to IOC \$(TOP)/CRIOApp/src/Makefile

```
# Add all the support libraries needed by this IOC
CRIO_LIBS += std
CRIO_LIBS += asyn
CRIO_LIBS += devSupCRIO
```





4.2 EPICS IOC – st.cmd (8/10)

```
1 #!/usr/local/epics/apps/crio-ioc/bin/linux-x86_64/CRIO
 3 epicsEnvSet("TOP","/usr/local/epics/apps/crio-ioc")
 4 epicsEnvSet("EPICS_BASE","/usr/local/epics-nfs/base/R3.15.6")
 5 epicsEnvSet("IOC","iocCRIO")
 6 epicsEnvSet("CONFIG","/usr/local/epics/apps/config/crio-ioc")
 8 cd ${TOP}
9 ## Register all support components
10 dbLoadDatabase "dbd/CRIO.dbd"
11 CRIO_registerRecordDeviceDriver pdbbase
12
13 crioSupSetup("${CONFIG}/cfg.ini", 1)
15 cd ${TOP}/iocBoot/${IOC}
17 dbLoadTemplate "${CONFIG}/bi.db.sub"
18 dbLoadTemplate "${CONFIG}/bo.db.sub"
19 dbLoadTemplate "${CONFIG}/ai.db.sub"
20 dbLoadTemplate "${CONFIG}/ao.db.sub"
21 dbLoadTemplate "${CONFIG}/scaler.db.sub"
22 dbLoadTemplate "${CONFIG}/waveform.db.sub"
23 iocInit
25 dbl
```

Even the command file does not need any modifications!





4.2 EPICS IOC – templates (9/10)

```
file "$(TOP)/db/devAICRIO.db.template"

{
    pattern

    {BL, EQ, DTYP, PIN, DESC}

    {"SOL", "CRIO:9215A:AIO", "CrioAI", "Mod4/AIO", "This is a Description of AIO"}

    {"SOL", "CRIO:9215A:AIO", "CrioAI", "Mod4/AII", "This is a Description of AII"}

}
```

AI db substitutions

This name must correspond to the name in the cfg.ini file

```
1 record(ai, "$(BL):$(EQ)) {
2    field(INP, "@$(PIN)")
3    field(DTYP, "$(DTYP)")
4    field(SCAN, ".1 second")
5    field(DESC, "$(DESC)")
6 }
7
```

Al db template


```
[AI]
Mod4/AI0=180B0
Mod4/AI1=180AC

; This has the bit mapping of BI0.
[BI0]
0=Mod3/DI00
1=Mod3/DI01
```





4.2 Automatic generation (10/10)








IOC compilation needed?

 We now have a docker compilation environment* that compiles using a processor of another host and using the CRIO SSD







Softwares used

- EPICS 3.15
- Synapps 6.0 (Scaler)
- Labview 2018
- 2018.5 linuxRT firmware
- Compact RIO 9035/9045





Exception handling

- Errors in the cfg.ini file, templates, or any inconsistency found appear on the EPICS IOC command prompt
 - e.g. Error on read [LibCrioLinux] Property [RT_DBL_AI0]: Query returned null.
- Since exceptions are redirected to epics terminal, the IOC does not stop functioning, so check your messages!





Known limitations

- Binary inputs are limited to 64 bits
- Moving U64, I64 (64-bits) also is lossy since these variables are converted to double in EPICS, and double is 52 bits precision





Nheengatu - Sharepoint Nheengatu - git repository