



CRIO-EPICS Integration

SOL






Background

Input and output binary and analog data, fast trigger counting, fine control using EPICS


FPGA LabviewRT







CRIO-EPICS solution architecture




- (1) LabviewRT : Developed extensions to open a shared memory and write/read from/to it FPGA : Use C API generator to generate addresses associated with variables
- (2) LibCrioLinux.so: abstraction layer to reads and writes to shared memory and FPGA addresses of the variables using a reference "name"
 - NiFpgaHelp.so: Contains all NI specific quirks
- (3) Device support: EPICS library that contains 5 types of records: BI, BO, AI, AO, Scaler, And contains functions to initialize CRIO from IOC
- (4) EPICS IOC : Very simple IOC (no custom code) that has access to all device support types





CRIO-EPICS solution architecture



Parts in red: needs user intervention

- (1) LabviewRT : Developed extensions to open a shared memory and write/read from/to it FPGA : Use C API generator to generate addresses associated with variables
- (2) LibCrioLinux.so: abstraction layer to reads and writes to shared memory and FPGA addresses of the variables using a reference "name"
 - NiFpgaHelp.so: Contains all NI specific quirks
- (3) Device support: EPICS library that contains 5 types of records: BI, BO, AI, AO, Scaler, And contains functions to initialize CRIO from IOC
- (4) EPICS IOC : Very simple IOC (no custom code) that has access to all device support types







1.1 FPGA variables (1/3)

Add to your FPGA design the following patterns for all the variables (AI, AO, BI, BO) that will be exported on EPICS


Analog input : Convert to float




Binary input: Convert to 64-bit U64



Analog output: Convert to FXP



Binary output: as is








1.1 FPGA variables (2/3)

To implement scaler, use the following IP



♠AnalogInputs_Scaler_Analog▶

FPGA utilization can be reduced by approximately 15% if this optimization is applied

F





1.1 FPGA variables (3/3)

Generate bitstream and C API files

fpga target libs & examples examples Open scaler_digitial_64 Explore... scaler_digital_2c scaler_analog_12 Show in Files View Ctrl+E scaler_analog_2d Print... scaler_analog_di fpga_all_exampl scaler.lvlib 40 MHz Onboard Cloc Find IP Builder Save Mod3 (Slot 3, NI 9403) Save As... Mod1 (Slot 1, NI 9401) Mod5 (Slot 5, NI 9263) Mod8 (Slot 8, NI 9215) Mod2 (Slot 2, NI 940 Launch C API Generator...

Generates header file with addresses

```
NiFpga fpga all example IndicatorU32 Looptime = 0x18034,
     NiFpga fpga all example IndicatorU32;
38
39
40
      typedef enum
41
    ⊟{
42
         NiFpga fpga all example IndicatorU64 BI = 0x180A0,
     NiFpga fpga all example IndicatorU64;
43
44
45
      typedef enum
46
    ⊟ {
47
         NiFpga fpga all example IndicatorSgl Mod4AI0 = 0x180B0,
         NiFpga fpga all example IndicatorSgl Mod4AI1 = 0x180AC,
48
49
         NiFpga fpga all example IndicatorSgl Mod4AI2 = 0x180A8,
         NiFpga fpga all example IndicatorSgl Mod4AI3 = 0x180A4,
51
         NiFpga fpga all example IndicatorSgl Mod6TC0 = 0x180D0,
         NiFpga fpga all example IndicatorSgl Mod6TC1 = 0x180CC,
53
         NiFpga fpga all example IndicatorSgl Mod6TC2 = 0x180C8,
         NiFpga fpga all example IndicatorSgl Mod6TC3 = 0x180
```

The address of each variable must be noted for the cfg.ini file.






1.2 LabviewRT variables


Four Vis were developed to synchronize variable exchange with EPICs

- IOC Shared memory initialize.vi
 - Initializes shared memory. All input can be left as default
- IOC Shared memory de-initialize.vi
 - · de-initializes shared memory.
- SM read and increment.vi (polymorphic VI)
 - Reads the variable (from EPICS) when setting the polymorphic VI
- SM write and increment.vi (polymorphic VI)
 - Writes the variable (to EPICS) when setting the polymorphic VI

All VI MUST be chained with <ptr in> and <ptr out>.

The index of the variable must be noted for the cfg.ini file.









2 & 3 libCrioLinux.so and EPICS device support

NO alteration or re-compile is required!

```
dawood.alnajjar@NI-cRIO-9035-Sync-01C89DA5:/$ tree /usr/local/lib /usr/local/include/
/usr/local/lib
|-- libCrioLinux.so -> /usr/local/lib/libCrioLinux.so.0
|-- libCrioLinux.so.0 -> /usr/local/lib/libCrioLinux.so.0.1.0
|-- libNiFpgaHelper.so -> libNiFpgaHelper.so.2018.0
|-- libNiFpgaHelper.so.2017.0
|-- libNiFpgaHelper.so.2018.0
|-- libvisa.so -> /usr/local/vxipnp/linux/lib64/libvisa.so
/usr/local/include/
|-- CrioLinux.h
|-- NiFpga.h
0 directories, 9 files
```





4.1 EPICS IOC (1/8)

As long as the associated DB files are used, the IOC does not need to be compiled either!





4.2 EPICS IOC - CFG.INI (2/8)

```
The settings required to setup the CRIO environment are here
      - Destination Crio IP: The IP address of the target CRIO
                              For safety, our intention is to keep this
                              IP as the loopback address (127.0.0.1)
      - Path: is the path to the bitfile that will be used to configure
               the FPGA of the target CRIO.
      - Bitfile Name: Is the name of the bitfile
      - Signature: Is the signature of that specific bitfile
      - Use Shared Memory: Set to 1 if labviewRT will open a shared memory
      - Shared Memory Path: If Use Shared Memory is set to 1, then this path
10
11
                             will be used.
12
     [Settings]
    Destination Crio IP=127.0.0.1
13
    Path=/home/ABTLUS/dawood.alnajjar/work/git/crio-linux-libs/bitfiles/
    Bitfile Name=NiFpga_CrioLinux_ALL.lvbitx
15
    Signature=5AA54FF8107B38FE7588C1905492E54C
    Use Shared Memory=1
17
    Shared Memory Path=/labview_linux_sm
18
```

If changed, must be changed in labview RT VI too!

Disabling shared memory disables all labview RT variable processing.





4.2 EPICS IOC - CFG.INI (3/8)

2 types of variables: labview RT variables, and FPGA variables

```
56 Mod5/A00=180B4
57 RT_DBL_A01=1
```

The library distinguishes the type and its size through its name

```
The keyword RT_ is reserved for variables that are defined
22
      in labview RT. Do not use this reserved word in your names
      unless it is an RT variable, otherwise it will be ignored!
23
      Keywords for realtime double, single, signed 8, 16, 32, 64
25
      and unsigned 8, 16, 32, 64 are defined as follows
      Double
                       : RT DBL <NAME>
27
     ; Single
                       : RT_SGL_<NAME>
     ; Unsigned 64 bit : RT_U64_<NAME>
29
     ; Unsigned 32 bit : RT_U32_<NAME>'
     ; Unsigned 16 bit : RT_U16_<NAME>
31
     ; Unsigned 08 bit : RT_U08_<NAME>
     ; Signed 64 bit : RT_I64_<NAME>
32
     Signed 32 bit : RT_I32_<NAME>
33
      Signed 16 bit : RT_I16_<NAME>
      Signed 08 bit : RT_I08_<NAME>
```





4.2 EPICS IOC - CFG.INI (4/8)

- [BIAddresses]
 - Address/index of BI
- [BI0]: index -name relation of each bit in the 64 bits (FPGA)
- [AO]: Address/index of each available output analog variable
- [AI]: Address/index of each available input analog variable
- [BO]: Address/index of each available output digital variable

```
[BIAddresses]
    BI0=180A0
    RT_BOL_BITest=21
47
     ; This has the bit mapping of BIO.
     [BI0]
    0=Mod3/DI00
    1=Mod3/DI01
50
51
52
53
     ; This has the address of each AO peripheral.
     : Category must have name AO.
     [AO]
    Mod5/A00=180B4
    RT_DBL_A01=1
     ; This has the address of each AI peripheral. TCs are also
     ; Considered as AI. Category must have name AI.
     [AI]
61
    Mod4/AI0=180B0
62
    RT_DBL_AI0=2
     ; This has the address of each BO peripheral.
66
      Category must have name BO.
67
     [BO]
    Mod1/DI00=18092
    RT_BOL_BO0=0
70
```





4.2 EPICS IOC - CFG.INI (5/8)

```
[SCALERS]
73
     SCALER_DIGITAL=0
     SCALER_ANALOG=1
75
76
     [SCALER_ANALOG]
78
     Enable=1800E
79
     Gate=18006
     OneShot=1800A
81
     Counters=18010
82
     Preset Values=18000
83
     Number of Counters=2
84
     Done=18016
     [SCALER_DIGITAL]
87
     Enable=1801E
     Gate=18022
90
     OneShot=1801A
     Counters=18028
91
     Preset Values=1802C
92
     Number of Counters=2
93
94
     Done=18026
```





4.2 EPICS IOC – Settings (6/8)

Introduce path of deviceSupportCrio to IOC \$(TOP)/configure/RELEASE

```
TEMPLATE_TOP=$(EPICS_BASE)/templates/makeBaseApp/top
ASYN=/usr/local/epics/synApps_5_8_3_14/support/asyn-4-26
STD=/usr/local/epics/synApps_5_8_3_14/support/std-3-4
devSupCRIO=/home/ABTLUS/dawood.alnajjar/work/git/crio-sup
```

Introduce deviceSupportCrio library name to IOC \$(TOP)/CRIOApp/src/Makefile

```
# Add all the support libraries needed by this IOC
CRIO_LIBS += std
CRIO_LIBS += asyn
CRIO_LIBS += devSupCRIO
```





4.2 EPICS IOC – st.cmd (7/8)

```
#!../../bin/linux-x86_64/CRIO
< envPaths
cd ${TOP}
dbLoadDatabase "dbd/CRIO.dbd"
CRIO_registerRecordDeviceDriver pdbbase
# Registered function in device support
params : cfgfile, printLibraryVersion
crioSupSetup("/home/ABTLUS/dawood.alnajjar/work/git/crio-linux-libs/cfg/cfg.ini" , 1)
cd ${TOP}/iocBoot/${IOC}
dbLoadTemplate "bi.template"
dbLoadTemplate "bo.template"
dbLoadTemplate "ai.template"
dbLoadTemplate "ao.template"
dbLoadTemplate "scaler.template"
iocInit
```

Once single modification: provide cfg.ini file name to crioSupSetup.





4.2 EPICS IOC – templates (8/8)

```
1 file "$(TOP)/db/devAICRIO.db"
2 {
3 pattern
4 {P, S, PIN}
5 {"CRIO", "Mod4/AIO", "Mod4/AIO"}
6 {"CRIO", "Mod4/AII", "Mod4/AII"}
7 }
8
```

ai.template

This name must correspond to the name in the cfg.ini file

```
1 file "$(TOP)/db/devBICRIO.db"
2 {
3 pattern
4 {P, S, PIN}
5 {"CRIO", "Mod3/DIO", "Mod3/DIO0"}
6 {"CRIO", "Mod3/DII", "Mod3/DIO1"}
7 }
```

bi.template

```
[AI]
Mod4/AI0=180B0
Mod4/AI1=180AC


; This has the bit mapping of BI0.
[BI0]
0=Mod3/DI00
1=Mod3/DI01
```





IOC compilation needed?

 We now have a docker compilation environment* that compiles using a processor of another host and using the CRIO SSD







Softwares used

- EPICS 3.14
- Synapps 5.8 (Scaler)
- Labview 2017
- 2017 linuxRT firmware





Softwares used

- EPICS 3.15
- Synapps 5.8 (Scaler)
- Labview 2018
- 2018.5 linuxRT firmware





Exception handling

- Errors in the cfg.ini file, templates, or any inconsistency found appear on the EPICS IOC command prompt
 - e.g. Error on read [LibCrioLinux] Property [RT_DBL_AI0]: Query returned null.
- Since exceptions are redirected to epics terminal, the IOC does not stop functioning, so check your messages!

Start beta testing





Known limitations

- Binary inputs are limited to 64 bits
- Analog inputs are converted to single precision (23 bits of precision). Moving data from modules that have precision of 24 bits will lossy
- Moving U64, I64 (64-bits) also is lossy since these variables are converted to double, and double is 52 bits precision
- FXP not implmented (yet)