

# Digital Electronics

Hitesh  
Pranav

# BOOLEAN ALGEBRA

- Data containing binary values 1's and 0's  
 $1 \Rightarrow$  ON state / True / High Voltage  
 $0 \Rightarrow$  OFF state / False / Low Voltage      ] → bit
- Used to analyse and simplify logic or digital circuits
- No of possible input states =  $2^n$  where  $n = \text{no. of inputs}$
- logic gates :
  - Basic gates : AND, OR, NOT
  - Derived gates : NAND, NOR, XOR, XNOR
- Actual Boolean Algebra :
  - $A+1 = A$
  - $A+0 = A$
  - $A \cdot 1 = A$
  - $A \cdot 0 = 0$
  - $A+A = A$
  - $A \cdot A = A$
  - $A + \bar{A} = 1$
  - $A \cdot \bar{A} = 0$
  - $A + \bar{A}B = A + B$
- Demorgan's Laws
  - $A+B = \bar{A} \cdot \bar{B}$
  - $\bar{A} \cdot \bar{B} = \bar{A} + \bar{B}$
- $\bar{\bar{A}} = A$  → Involuntary Law
- $A + AB = A$  → Absorption Law
- $(A+B)(A+C) = A+BC$  → Distributive Law
- $A(B+C) = AB + AC$  → Dual of Distributive Law
- $AB + \bar{A}C + BC = AB + \bar{A}C$  → Consensus Theorem
- $(A+B)(\bar{A}+C)(B+C) = (A+B)(\bar{A}+C)$  → Dual of Consensus Theorem

Q. Explain principle of duality of Boolean with an eg.

Q. What is need for Boolean laws

Commutative Law  $A+B = B+A$

Q. Explain Associative Law  $A+(B+C) = (A+B)+C$   
 $A \cdot (B \cdot C) = (A \cdot B) \cdot C$


Q. Explain Distributive Law

Q. Explain Demorgan's Law

Q. Explain Consensus Theorem

# AND GATE


- $Y = A \cdot B$



Input		Output
A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

# OR GATE


- $Y = A + B$



Input		Output
A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

# NOT GATE

- $Y = \bar{A}$




Input	Output
A	Y
0	1
1	0

# SUM OF PRODUCTS (SOP)


- The boolean expression containing AND terms called product terms with one or more literals each. The sum denotes the ORing of these terms.

ex:  $F = xyz + y' + xy$



## PRODUCT OF SUM

- The boolean expression containing OR terms called sum terms with one or more literals each. The sum denotes the ANDing of these terms.
- ex:  $F = y \cdot (x+y+z) \cdot (x+y)$



Q.  $A \cdot B + A \cdot C \Rightarrow$  Express on Canonical SOP Form

$$\begin{aligned}
 f &= A \cdot B \cdot 1 + A \cdot 1 \cdot C \\
 &= A \cdot B \cdot (C + \bar{C}) + A(B + \bar{B})C \\
 &= ABC + ABC + ABC + A\bar{B}C \\
 &= ABC + AB\bar{C} + A\bar{B}C
 \end{aligned}$$

A	B	C	$AB$	$AC$	$AB+AC$
0	0	0	0	0	0
1	0	1	0	0	0
2	0	1	0	0	0
3	0	1	0	0	0
4	1	0	0	0	0
5	1	0	0	1	1
6	1	1	1	0	1
7	1	1	1	1	1

$$f = \Sigma(5, 6, 7)$$

$$\begin{aligned}
 &\rightarrow A\bar{B}C \\
 &\rightarrow AB\bar{C} \\
 &\rightarrow ABC
 \end{aligned}$$

## Canonical POS

n	y	z	Term	Design
0	0	0	$x+y+z$	$M_0$
0	0	1	$x+y+z'$	$M_1$
0	1	0	$x+y'+z$	$M_2$
0	1	1	$x+y'+z'$	$M_3$
1	0	0	$x'+y+z$	$M_4$
1	0	1	$x'+y+z'$	$M_5$
1	1	0	$x'+y'+z$	$M_6$
1	1	1	$x'+y'+z'$	$M_7$

$$\begin{aligned}
 &\text{For } (A+B+C) \cdot (A'+B'+C) + (A'+B+C') \\
 &= M_0 \cdot M_6 \cdot M_5
 \end{aligned}$$


→ Each individual terms is called Minterm

$$Q. F = A + BC$$

$$\begin{aligned}
 &= A \cdot 1 \cdot 1 + 1 \cdot B \cdot C \\
 &= A \cdot (B + \bar{B}) \cdot (C + \bar{C}) + (A + \bar{A}) \cdot B \cdot C \\
 &= (AB + A\bar{B})(C + \bar{C}) + (ABC) + \bar{A}BC \\
 &= ABC + AB\bar{C} + A\bar{B}C + A\bar{B}\bar{C} + ABC + \bar{A}BC \\
 &= ABC + \bar{A}BC + A\bar{B}C + AB\bar{C} + A\bar{B}\bar{C} \\
 &= \Sigma(3, 4, 5, 6, 7)
 \end{aligned}$$

## XOR GATE

- $y = A \cdot B' + A' \cdot B$
- $y = A \text{ XOR } B$
- $y = A \oplus B$




- 3 Inputs  $\Rightarrow y = A \oplus B \oplus C$



A	B	C	$A \oplus B$	$A \oplus B \oplus C$
0	0	0	0	0
0	0	1	0	1
0	1	0	1	1
0	1	1	1	0
1	0	0	1	1
1	0	1	1	0
1	1	0	0	0
1	1	1	0	1

## XNOR GATE

$$y = (A \oplus B)'$$



A	B	y
0	0	1
0	1	0
1	0	0
1	1	1

- XOR is used in processor's Arithmetic Logic Unit for binary addition
- XOR is used to generate pseudo random numbers in hardware
- To generate parity bits and error detection
- Equality detector

## UNIVERSAL GATES

- NAND
  - NOR
- Any logic circuit can be made using these 2 logic gates
- They are used in all integrated circuits

### NOT




$$Y = (A \cdot A)' = A' + A' = A'$$

### AND




$$Y = ((A \cdot B)')' = A \cdot B$$

### OR




$$Y = ((A + B)')' = (A' \cdot B')' = A + B$$

### NOR




$$Y = (((A + B)')')' = ((A' \cdot B')')' = (A + B)'$$

### XOR



$$\begin{aligned} Y &= A(A \cdot B)' + B(A \cdot B)' \\ &= A(A' + B') + B(A' + B') \\ &= A \cdot A' + AB' + A'B + BB' \\ &= AB' + A'B \end{aligned}$$

### XNOR



$$Y = (A \oplus B)' = A \otimes B$$

# USING NOR GATES

**AND**




$$Y = ((A \cdot B)')' = (A' + B')' = A \cdot B$$

**OR**



$$Y = ((A + B)')' = A + B$$

**NAND**




$$Y = ((A' + B')')' = (A \cdot B)$$

**XNOR**



$$\begin{aligned} Y &= (((A+B)' + A)' + ((A+B)' + B)')' \\ &= ((\overline{A \cdot B} + A)' + (\overline{A \cdot B} + B)')' \\ &= ((\overline{A} + \overline{B})' + (\overline{A} + B)')' \\ &= (\overline{A \cdot B} + \overline{A \cdot B})' = (\overline{A \cdot B} + AB) \\ &= A' \cdot B' + A \cdot B \\ &= A \oplus B \end{aligned}$$

**XOR**



$$\begin{aligned} Y &= (A' \cdot B' + A \cdot B)' = A' \cdot B + A \cdot B' \\ &= A \oplus B \end{aligned}$$

Q.  $F = x \cdot y + z$   
 $= ((x \cdot y + z)')'$   
 $= (\overline{x \cdot y} \cdot \overline{z})'$



Q.  $A \cdot B \cdot C + A' + A \cdot B' \cdot C$   
 $= A(B + B') \cdot C + A'$   
 $= AC + A'$   
 $= (A' + A) \cdot (A' + C)$   
 $= A' + C$



Q.  $Y = A' \cdot B' \cdot C' + A \cdot B' \cdot C' + A' \cdot B' + A \cdot C'$   
 $= A' \cdot B'(1 + C) + A \cdot C'(B' + 1)$   
 $= A' \cdot B' + A \cdot C'$

Q.  $Y = A(B + C) + DE$   
 $= AB + AC + DE$   
 $= \overline{(AB + AC + DE)}$   
 $= \overline{(AB \cdot AC \cdot DE)}$


# COMBINATIONAL CIRCUITS

- Constructed by interconnection of logic gates whose outputs determined from present combination of inputs.
- It performs an operation that can be specified logically by Boolean function  
ex: Binary adders, Multiplexers etc.,
- **Binary Adders**
  - Half Adder : Comb<sup>n</sup> Circuit that performs addition of 2 bits
  - Full Adder : Comb<sup>n</sup> Circuit that performs addition of 3 bits
- They are the basic components of Adders like:
  - Ripple carry adder
  - Carry look ahead adder
  - and, other fast adders

## Half Adder

- $x$  &  $y$  are binary inputs
- $C$  &  $S$  are binary outputs



x	y	c	s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



## • Full Adder


x	y	z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$\begin{aligned}
 C &= xy + yz + xz = (x \oplus y)z + xy \\
 &= x'y'yz + x'y'z' + xyz' + xyz \\
 S &= xyz + x'y'z + xy'z' + x'y'z' = x \oplus y \oplus z
 \end{aligned}$$



## • Four Bit Adder

- Using four Full Adder, Ripple adder circuit is constructed



ex:

$C_3$	$C_2$	$C_1$	$C_0$	$\rightarrow 14$
$A_3$	$A_2$	$A_1$	$A_0$	$\rightarrow 13$
0	1	0	1	

$C_3$	$C_2$	$C_1$	$C_0$	$\rightarrow 7$
$A_3$	$A_2$	$A_1$	$A_0$	$\rightarrow 20$
0	0	1	0	


$C_3$	$C_2$	$C_1$	$C_0$	$\rightarrow 1$
$A_3$	$A_2$	$A_1$	$A_0$	$\rightarrow 13$
0	1	0	0	

$$\begin{aligned}
 C &= x'y'z + xy'z' + xyz' + xyz \\
 &= x'y'z + xy'z + xy(z' + z) \\
 &= x'y'z + xy'z + xy \\
 &= xyz + x(y'z + y) \\
 &= x'y'z + x(y + z) \\
 &= x'y'z + xy + xz \\
 &= y(x'z + x) + xz \\
 &= y(x + z) + xz \\
 &= xy + yz + xz
 \end{aligned}$$

$$\begin{array}{r}
 0 \ 0 \ 0 \ 0 \\
 1 \ 0 \ 1 \ 0 \xrightarrow{\rightarrow 10} \\
 1 \ 1 \ 0 \ 0 \xrightarrow{\rightarrow 12} \\
 \hline
 1 \ 0 \ 1 \ 1 \ 0 \xrightarrow{\rightarrow 22}
 \end{array}$$

$$\begin{aligned}
 &x'y'z + x'y'z' + xy'z' + xyz \\
 &x'(y'z + yz') + xy'z' + xyz \\
 &x'(y \oplus z) + x(y \odot z) \\
 &= x \oplus (y \oplus z)
 \end{aligned}$$

$$\begin{aligned}
 &x'y'z + x'y'z' + xy'z' + xyz \\
 &z(x \oplus y) + xy(z' + z) \\
 &(x \oplus y) \cdot z + xy
 \end{aligned}$$




# Multiplexer and Demultiplexer

- Multiplexer is the combinational circuit of multiple inputs single output.

The select line determines which input is connected to output


- MUX has  $2^n$  inputs




- Used for data compression & shares single transmission channel.
- Demultiplexer inverts the function of multiplexer.

## 2:1 MUX

- Block Diagram




$$y = S' \cdot I_0 + S \cdot I_1 \longrightarrow \text{Using NAND,}$$



$$\begin{aligned} & ((S'I_0 + SI_1)')' \\ & = ((SI'_0) \cdot (S'I'_1))' \end{aligned}$$


## 4:1 MUX

- Block Diagram




$S_1$	$S_0$	$Y$
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$

$$Y = S_1' S_0' I_0 + S_1' S_0 I_1 + S_1 S_0' I_2 + S_1 S_0 I_3$$



## 1:2 Demux


- Block Diagram



Select Input	Outputs
S	$Y_0 \quad Y_1$
0	D -
1	- D

$$Y_0 = S' \cdot D$$


$$Y_1 = S \cdot D$$




## Using NAND Gates

$$Y_0 = ((S' \cdot D)')' = (S + D')'$$

$$Y_1 = ((S \cdot D)')' = (S' + D')'$$



## 1:4 DEMUX




Select Input	Outputs
$S_1 \quad S_0$	$Y_0 \quad Y_1 \quad Y_2 \quad Y_3$
0 0	D 0 0 0
0 1	0 D 0 0
1 0	0 0 D 0
1 1	0 0 0 D

$$(S_1' \cdot S_0' \cdot D) + (S_1' \cdot S_0 \cdot D) + (S_1 \cdot S_0' \cdot D) + (S_1 \cdot S_0 \cdot D)$$

# ~~Sequential Circuits~~

- Combinational circuit output depend only on present input
- We want circuits that produce output depending on current & past input values
- 



- Sequential Circuits of 2 Types :

- **Synchronous Circuits**

- The state of device changes only at discrete times in response to clock pulse

- **Asynchronous Circuits**

- Circuit is not synchronized by clock signal. The outputs change directly in response to change in input


### Flip-Flop

- Flip-flop utilizes edge triggering
- Clock Signal is present
- Slow operating speed
- Flip-flop is synchronous
- Works based on clock signal
- Sensitive to applied input & Clock Signal

### Latch

- Latch follows level triggering
- Clock signal is absent
- Comparatively Fast
- Latch is Asynchronous
- Doesn't work based on time signal
- Sensitive only to applied input signal when enabled


## R-S LATCH



### (Reset - Set)


R	S	Q
1	1	$Q_{prev}$
1	0	1
0	1	0
0	0	Invalid

Q. Clearly explain about S-R latch



- At Idle State, S & R are at 1 (quiescent/idle state)
  - If S drives to 0, Q changes to 1 (Set)
  - If R drives to 0, Q changes to 0 (Reset)
- S & R can't be 0 at same time (Can't set & reset data at same time)

## GATED R-S LATCH / R-S FLIP-FLOP



$\therefore \text{CK - Clock}$

CK	S(t)	R(t)	Q(t)	Q(t+1)	Operation
1	0	0	0	0	No Change
1	0	0	1	1	
1	0	1	0	0	Reset
1	0	1	1	0	
1	1	0	0	1	Set
1	1	0	1	1	
1	1	1	0	X	
1	1	1	1	X	
0	X	X	X	Q(t)	No Change


- Flip-flops are building blocks of sequential circuits but are built from latches
- Flip-flops are sensitive to signal change.  
transfer data only at single time instant & won't change till next signal change
- They are used as registers  
Output & next state input changes when there's a change in clock pulse (+ve/-ve)  
↳ Edge Triggered Circuit

## J-K FLIP FLOP


- S & R inputs of SR Flip-flops replaced by J-K inputs respectively



S-R Latch	clock	Input	Output	Description		
				J	K	$Q_{(t)}$
	X	0 0	1 0 1	Memory		
	X	0 0	0 1 0	No Change		
Same as	↓	0 1	1 0 0	Reset		
	X	0 1	0 1 0	$Q \gg 0$		
	J	1 0	0 1 1	Set		
	X	1 0	1 0 1	$Q \gg 1$		
	J	1 1	0 1 1	Toggle		
	J	1 1	1 0 0			



## • DATA (D) FLIP FLOP




Q. Explain with a neat diagram D - Flipflop

- It ensures S & R are never equal to 1 at same time

CK	D	$Q_{\text{in}}$	$\bar{Q}_{\text{in}}$	$Q_{\text{out}}$	Description
↓↑0	X	Q	$\bar{Q}$	$\bar{Q}$	Memory No change
↑↑1	0	0	1	0	Reset $Q \gg 0$
↑↑1	0	1	0	0	Set $Q \gg 1$
↑↑1	1	0	1	1	Toggle
↑↑1	1	1	0	1	

- D Flip Flop will store & output whatever is applied to DATA input
- Once the clock input goes Low, set & reset input of flip-flop held at 1, so state won't change
- ↑ & ↓ indicate direction clock pulse (cuz D-Type flip-flops are assumed as edge triggered)


## • T - FLIP FLOP



- It is a synchronous device, where high to low (or) low to high transitions is passed through clock signal which changes output state of Flip Flop

	Previous	Next		
T	$Q_{\text{prev}}$	$Q'_{\text{prev}}$	$Q_{\text{next}}$	$Q'_{\text{next}}$
0	0	1	0	1
0	1	0	1	0
1	0	1	1	0
1	1	0	0	1


Toggle -  
 $\Rightarrow Q_{\text{next}} = Q_{\text{prev}}$   
 Toggle on  
 $\Rightarrow Q_{\text{next}} = \overline{Q_{\text{prev}}}$



## • Advantages :

- The Flip-flop has toggle input & a clock which inverts value of Flip-flop
- Used for designing counters

### • 3-bit Asynchronous up-counter




No. of -ve edge of clock	$Q_0$ LSB	$Q_1$	$Q_2$ MSB
0	0	0	0
1	1	0	0
2	0	1	0
3	1	1	0
4	0	0	1
5	1	0	1
6	0	1	1
7	1	1	1


MSB - Most Significant Bit  
LSB - Least Significant Bit

ex → 101  
MSB ← LSB

Timing Diagram




### • 3-bit Asynchronous down-counter




No. of -ve edge of clock	$Q_0$ LSB	$Q_1$	$Q_2$ MSB
0	0	0	0
1	1	1	1
2	0	1	1
3	1	0	1
4	0	0	1
5	1	1	0
6	0	1	0
7	1	0	0

Timing Diagram





## Design of 3 bit Synchronous up - Counter



- It consists of 3 flip-flops & 1 2-input AND Gate
- In Flip-flop state,  
0 → No change from present to next state  
1 → Yes change from present to next state

Present State	Next State	Flip-Flop State								
		C	B	A	C <sup>+</sup>	B <sup>+</sup>	A <sup>+</sup>	T <sub>C</sub>	T <sub>B</sub>	T <sub>A</sub>
0 ← 0 0 0	0 0 1	↑ <sup>1</sup>						0 0 1		
1 ← 0 0 1	0 1 0		↑ <sup>2</sup>					0 1 1		
2 ← 0 1 0	0 1 1			↑ <sup>3</sup>				0 0 1		
3 ← 0 1 1	1 0 0				↑ <sup>4</sup>			1 1 1		
4 ← 1 0 0	1 0 1					↑ <sup>5</sup>		0 0 1		
5 ← 1 0 1	1 1 0						↑ <sup>6</sup>	0 1 1		
6 ← 1 1 0	0 0 0						↑ <sup>7</sup>	0 0 1		
7 ← 1 1 1	0 0 0							1 1 1		

## 4-bit Serial Input Serial Output shift register



Clock Pulse No	QA	QB	QC	QD
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
3	0	0	1	0
4	0	0	0	1
5	0	0	0	0

- Realise JK, T & D Flip flop
- Realise SR Flip flop using NAND Gates
- Write 1:2 DEMUX Expression