**Course - System Programming and Compiler Construction (SPCC)**

|  |  |
| --- | --- |
| **UID** | 2021300108 |
| **Name** | Hatim Sawai |
| **Class and Batch** | TE Computer Engineering – Batch C |
| **Date** | 26-04-2024 |
| **Lab #** | 7 |
| **Aim** | The aim is to simulate code generation, managing registers, and variables,  ensuring correct data movement for arithmetic operations. |
| **Objective** | Develop a code generator to manage registers and variables, ensuring  accurate data flow during arithmetic operations in simulated environments. |
| **Theory** | **Code Generation**  Code generator is used to produce the target code for three-address statements. It uses registers to store the operands of the three address statements.  Example: Consider the three-address statement x:= y + z.  It can have the following sequence of codes:  MOV x, R0  ADD y, R0  Register and Address Descriptors:   * A register descriptor contains the track of what is currently in each register. The register descriptors show that all the registers are initially empty. * An address descriptor is used to store the location where the current value of the name can be found at run time.   **Code Generation Algorithm**  The algorithm takes a sequence of three-address statements as input. For each three address statement of the form a:= b op c perform the various actions. These are as follows:   1. Invoke a function get reg to find out the location L where the result of computation b op c should be stored. 2. Consult the address description for y to determine y'. If the value of y is currently in memory and register both then prefer the register y' . If the value of y is not already in L then generate the instruction MOV y' , L to place a copy of y in L. 3. Generate the instruction OP z' , L where z' is used to show the current location of z. if z is in both then prefer a register to a memory location. Update the address descriptor of x to indicate that x is in location L. If x is in L then update its descriptor and remove x from all other descriptors. 4. If the current value of y or z has no next uses or does not live on exit from the block or in register then alter the register descriptor to indicate that after execution of x : = y op z those registers will no longer contain y or z.   **Generating Code for Assignment Statements:**  The assignment statement d:= (a-b) + (a-c) + (a-c) can be translated into the following sequence of three address code:   1. t:= a-b 2. u:= a-c 3. v:= t +u 4. d:= v+u   Code sequence for the example is as follows:   |  |  |  | | --- | --- | --- | | Statement | Code Generated | Register Descriptor | | t:= a - b | MOV a, R0  SUB b, R0 | R0 contains t | | u:= a - c | MOV a, R1  SUB c, R1 | R0 contains t  R1 contains u | | v:= t + u | ADD R1, R0 | R0 contains v  R1 contains u | | d:= v + u | ADD R1, R0  MOV R0, d | R0 contains d |   **Code Generation Process**  The experiment involves simulating a simplified code generation process to understand how compilers translate high-level code into machine instructions. This process is crucial for understanding computer architecture, programming languages, and optimization techniques.   1. Code Generation Process Overview: Code generation is a key stage in the compilation process where high-level code (e.g., from a programming language like Python) is translated into lowlevel machine instructions executable by hardware. This process typically involves several steps: parsing the input code, semantic analysis, optimization, and finally, generating target code. 2. Register Allocation: Registers are small, fast storage locations within the CPU used to hold data temporarily during program execution. Register allocation involves assigning variables or intermediate results to these registers to optimize performance. In this experiment, we simulate register allocation for a simplified architecture with a fixed number of registers. 3. Address Descriptors: Address descriptors are data structures used by compilers to track the location of variables or data in memory or registers. In our experiment, we use a dictionary to map variable names to their corresponding address descriptors, which include information about their current location, such as register name or memory address. 4. The CodeGenerator Class: The heart of our experiment is the `CodeGenerator` class, which encapsulates the logic for generating machine code instructions. It maintains registers, address descriptors, and a list to store generated code. The `generate\_code` method processes each statement, allocating registers, generating instructions, and updating address descriptors accordingly. 5. Generating Machine Code: We parse each statement to identify operands and operators. We allocate a register for the result and load operands into registers if necessary. We then generate machine code instructions based on the operation (e.g., addition, subtraction). Finally, we update the address descriptors to reflect the new location of variables. 6. Handling Last Statement: To ensure correctness, we add logic to handle the last statement. If it is the final operation in the sequence, we move the result from the register back to the corresponding variable, ensuring that the final value is stored appropriately. 7. PrettyTable Display: We use the PrettyTable library to display the experiment results in a tabular format. Each row of the table represents a statement, showing the generated code, register descriptor, and address descriptor for the variable. 8. Applications: Understanding code generation is essential for compiler developers, system programmers, and anyone interested in understanding how high-level code is translated into machine instructions. The knowledge gained from this experiment is applicable to various domains, including software engineering, computer architecture, and optimization techniques. |
| **Implementation / Code** | **import prettytable as pt**  **class CodeGenerator:**  **def \_\_init\_\_(self):**  **self.registers = {f"R{i}": None for i in range(4)} # Simulate 4 registers**  **self.address\_descriptors = {} # Map variable names to address descriptors**  **self.code = [] # List to store generated machine code instructions (simplified)**  **def getreg(self, var\_name):**  **# Check if variable is already in a register**  **if var\_name in self.address\_descriptors:**  **descriptor = self.address\_descriptors[var\_name]**  **if isinstance(descriptor["location"], str): # Check if location is a register name**  **# Free up the current register**  **current\_register = descriptor["location"]**  **self.registers[current\_register] = None**  **# Find an empty register**  **for reg in self.registers:**  **if self.registers[reg] is None:**  **self.registers[reg] = var\_name**  **return reg**  **def generate\_code(self, statement, is\_last\_statement=False):**  **parts = statement.split() # Split the statement into words**  **if len(parts) < 3:**  **raise ValueError(f"Invalid statement format: {statement}")**  **operand, op, operand2 = parts[2:] # Get first three words (assuming op is binary)**    **result\_reg = self.getreg(operand)**  **var = parts[0]**  **# Handle operand (assuming it's already in a register or memory)**  **operand\_descriptor = self.address\_descriptors.get(operand)**  **operand\_loc = operand\_descriptor["location"] if operand\_descriptor else operand**    **# Handle operand2 (assuming it's already in a register or memory)**  **operand2\_descriptor = self.address\_descriptors.get(operand2)**  **operand2\_loc = operand2\_descriptor["location"] if operand2\_descriptor else operand2**    **# Generate instructions (replace with actual machine code for specific architecture)**  **if operand\_loc != result\_reg:**  **self.code.append(f"MOV {operand\_loc}, {result\_reg}") # Move operand if needed**  **if op == "+":**  **self.code.append(f"ADD {operand2\_loc}, {result\_reg}")**  **elif op == "-":**  **self.code.append(f"SUB {operand2\_loc}, {result\_reg}")**    **# If it's the last statement, move the result from register to variable**  **if is\_last\_statement:**  **self.code.append(f"MOV {result\_reg}, {var}")**    **# Update address descriptors**  **self.address\_descriptors[var] = {"location": result\_reg}**  **# Return generated code and reset for the next statement**  **generated\_code = "\n".join(self.code)**  **self.code = [] # Reset code for next statement**  **return generated\_code**  **# Initialize PrettyTable**  **table = pt.PrettyTable(["Statement", "Generated Code", "Register Descriptor", "Address Descriptor"])**  **codegen = CodeGenerator()**  **statements = ["t = a - b", "u = a - c","v = t + u","g = v + u"]**  **def find\_next\_use(x,index):**  **if index+1 == len(statements) and x == letters[-1]:**  **return True**  **for s in statements[index+1::]:**  **if x in s:**  **return True**  **return False**  **letters = [x[0] for x in statements ]**  **# Generate code and populate the table**  **for i, statement in enumerate(statements):**  **generated\_code = codegen.generate\_code(statement, is\_last\_statement=(i == len(statements) - 1))**  **address\_descriptor = codegen.address\_descriptors[statement.split()[0]]["location"]**  **actual\_adr = []**  **for l in letters:**  **if find\_next\_use(l,i):**  **if l in codegen.address\_descriptors:**  **actual\_adr.append((l,codegen.address\_descriptors[l]["location"]))**  **reg\_desc = ''**  **for a in actual\_adr:**  **reg\_desc+=f'{a[1]} contains {a[0]}\n'**  **adr\_desc = ''**  **for a in actual\_adr:**  **adr\_desc+=f'{a[0]} in {a[1]}\n'**  **if i+1 == len(statements):**  **adr\_desc+=f'{letters[-1]} in memory'**  **result\_reg = address\_descriptor if address\_descriptor is not None else "N/A"**  **table.add\_row([statement, generated\_code, reg\_desc, adr\_desc])**  **print("Table:")**  **print(table)** |
| **Output** |  |
| **Conclusion** | In conclusion, the experiment deepened my understanding of code generation, registers, and data movement in compiler development processes. |
| **References** | [1] Javatpoint: Code Generator  <https://www.javatpoint.com/code-generation> |