

MIPI Alliance Specification for Display Command Set

Version 1.02.00 - 23 July 2009

MIPI Board Approved 24-Nov-2009

Further technical changes to this document are expected as work continues in the Display Working Group.

1 NOTICE OF DISCLAIMER

- 2 The material contained herein is not a license, either expressly or impliedly, to any IPR owned or controlled
- by any of the authors or developers of this material or MIPI[®]. The material contained herein is provided on
- 4 an "AS IS" basis and to the maximum extent permitted by applicable law, this material is provided AS IS
- 5 AND WITH ALL FAULTS, and the authors and developers of this material and MIPI hereby disclaim all
- 6 other warranties and conditions, either express, implied or statutory, including, but not limited to, any (if
- 7 any) implied warranties, duties or conditions of merchantability, of fitness for a particular purpose, of
- 8 accuracy or completeness of responses, of results, of workmanlike effort, of lack of viruses, and of lack of
- 9 negligence.
- All materials contained herein are protected by copyright laws, and may not be reproduced, republished,
- distributed, transmitted, displayed, broadcast or otherwise exploited in any manner without the express
- 12 prior written permission of MIPI Alliance. MIPI, MIPI Alliance and the dotted rainbow arch and all related
- 13 trademarks, tradenames, and other intellectual property are the exclusive property of MIPI Alliance and
- cannot be used without its express prior written permission.
- 15 ALSO, THERE IS NO WARRANTY OF CONDITION OF TITLE, QUIET ENJOYMENT, QUIET
- 16 POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD
- 17 TO THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT. IN NO EVENT WILL ANY
- 18 AUTHOR OR DEVELOPER OF THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT OR
- 19 MIPI BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE
- 20 GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL,
- 21 CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER
- 22 CONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR
- 23 ANY OTHER AGREEMENT, SPECIFICATION OR DOCUMENT RELATING TO THIS MATERIAL,
- 24 WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH
- 25 DAMAGES.
- Without limiting the generality of this Disclaimer stated above, the user of the contents of this Document is
- 27 further notified that MIPI: (a) does not evaluate, test or verify the accuracy, soundness or credibility of the
- 28 contents of this Document; (b) does not monitor or enforce compliance with the contents of this Document;
- and (c) does not certify, test, or in any manner investigate products or services or any claims of compliance
- with the contents of this Document. The use or implementation of the contents of this Document may
- 31 involve or require the use of intellectual property rights ("IPR") including (but not limited to) patents,
- 32 patent applications, or copyrights owned by one or more parties, whether or not Members of MIPI. MIPI
- does not make any search or investigation for IPR, nor does MIPI require or request the disclosure of any
- 34 IPR or claims of IPR as respects the contents of this Document or otherwise.
- 35 Questions pertaining to this document, or the terms or conditions of its provision, should be addressed to:
- 36 MIPI Alliance, Inc.
- 37 c/o IEEE-ISTO
- 38 445 Hoes Lane
- 39 Piscataway, NJ 08854
- 40 Attn: Board Secretary

Contents

43	Version 1.02	2.00 – 23 July 2009	i
44	1 Overvie	ew	11
45	1.1 Sc	cope	11
46	1.2 Pu	ırpose	11
47	2 Docume	ent Terminology	12
48	2.1 Gl	lossary	12
49	2.2 Ac	cronyms and Abbreviations	13
50	3 Referen	nces	14
51	4 Display	Architectures	15
52	5 Display	Functional Description	18
53	5.1 Po	ower Level Definition	18
54	5.2 Ga	amma Curves	21
55	5.2.1	Gamma Curve 1 (GC0)	21
56	5.2.2	Gamma Curve 2 (GC1)	21
57	5.2.3	Gamma Curve 3 (GC2)	22
58	5.2.4	Gamma Curve 4 (GC3)	22
59	5.3 Se	elf-diagnostic Functions	23
60	5.3.1	Register Loading Detection	23
61	5.3.2	Functionality Detection	24
62	5.3.3	Chip Attachment Detection (optional)	25
63	5.3.4	Display Glass Break Detection (optional)	26
64	5.4 Di	isplay Command Set	27
65	5.5 Co	ommand List	28
66		ommand Accessibility	
67	5.7 De	efault Modes and Values	33
68	6 Comma	and Description	37

69	6.1	enter_idle_mode	38
70	6.2	enter_invert_mode	40
71	6.3	enter_normal_mode	41
72	6.4	enter_partial_mode	42
73	6.5	enter_sleep_mode	43
74	6.6	exit_idle_mode	45
75	6.7	exit_invert_mode	46
76	6.8	exit_sleep_mode	47
77	6.9	get_address_mode	49
78	6.10	get_blue_channel	51
79	6.11	get_diagnostic_result	52
80	6.12	get_display_mode	53
81	6.13	get_green_channel	55
82	6.14	get_pixel_format	56
83	6.15	get_power_mode	58
84	6.16	get_red_channel	60
85	6.17	get_scanline	61
86	6.18	get_signal_mode	62
87	6.19	nop	63
88	6.20	read_DDB_continue	64
89	6.21	read_DDB_start	65
90	6.22	read_memory_continue	67
91	6.23	read_memory_start	69
92	6.24	set_address_mode	71
93	6.25	set_column_address	76
94	6.26	set_display_off	78
95	6.27	set_display_on	79
96	6.28	set_gamma_curve	80

	Version	1.02.00 23-Ju1-2009	MIPI Alliance Specification for DCS
97	6.29	set_page_address	81
98	6.30	set_partial_columns	83
99	6.31	set_partial_rows	88
100	6.32	set_pixel_format	90
101	6.33	set_scroll_area	91
102	6.34	set_scroll_start	94
103	6.35	set_tear_off	96
104	6.36	set_tear_on	97
105	6.37	set_tear_scanline	99
106	6.38	soft_reset	101
107	6.39	write_LUT	102
108	6.40	write_memory_continue	104
109	6.41	write_memory_start	106
110	Annex A	A Pixel-to-Byte Mapping	108
111	A.1	Three Bits per Pixel Format	108
112	A.2	Eight Bits per Pixel Format	109
113	A.3	Twelve Bits per Pixel Format	109
114	A.4	Sixteen Bits per Pixel Format	110
115	A.5	Eighteen Bits per Pixel Format	110
116	A.6	Twenty-four Bits per Pixel Format	111
117	Annex E	3 Color Depth Conversion Look-up Tables (informative)	112
118	B.1	Color Depth Conversion LUT – 12-bit Color to 16-bit Color.	112
119	B.2	Color Depth Conversion LUT – 12-bit and 16-bit Colors to 18	8-bit Color115
120	B.3	Color Depth Conversion LUT – 12-bit, 16-bit and 18-bit Colo	ors to 24-bit Color120
121			
122			

Figures

124	Figure 1 Type 1 Display Architecture Block Diagram	15
125	Figure 2 Type 2 Display Architecture Block Diagram	16
126	Figure 3 Type 3 Display Architecture Block Diagram	17
127	Figure 4 Type 1 Display Architecture Power Change Sequences	19
128	Figure 5 Type 2 Display Architecture Power Change Sequence	20
129	Figure 6 Type 3 Display Architecture Power Change Sequence	20
130	Figure 7 Gamma curve 1 (GC0)	21
131	Figure 8 Gamma Curve 2 (GC1)	21
132	Figure 9 Gamma Curve 3 (GC2)	22
133	Figure 10 Gamma Curve 4 (GC3)	22
134	Figure 11 Register Loading Detection Flow Chart	23
135	Figure 12 Functionality Detection Flow Chart	24
136	Figure 13 Chip Attachment Detection Reference	25
137	Figure 14 Chip Attachment Detection Flow Chart	25
138	Figure 15 Display Glass Break Detection Reference	26
139	Figure 16 Display Glass Break Detection Flow Chart	26
140	Figure 17 Flowchart Legend	37
141	Figure 18 enter_idle_mode Example	38
142	Figure 19 enter_idle_mode Flow Chart	39
143	Figure 20 enter_invert_mode Example	40
144	Figure 21 enter_invert_mode Flow Chart	40
145	Figure 22 enter_sleep_mode Flow Chart	44
146	Figure 23 exit_idle_mode Flow Chart	45
147	Figure 24 exit_invert_mode Example	46
148	Figure 25 exit_invert_mode Flow Chart	46
149	Figure 26 exit_sleep_mode Flow Chart	48

150	Figure 27 get_address_mode Flow Chart	50
151	Figure 28 get_blue_channel Flow Chart	51
152	Figure 29 get_diagnostic_result Flow Chart	52
153	Figure 30 get_display_mode Flow Chart	54
154	Figure 31 get_green_channel Flow Chart	55
155	Figure 32 get_pixel_format Flow Chart	57
156	Figure 33 get_power_mode Flow Chart	59
157	Figure 34 get_red_channel Flow Chart	60
158	Figure 35 get_scanline Flow Chart	61
159	Figure 36 get_signal_mode Flow Chart	62
160	Figure 37 read_DDB_continue Flow Chart	64
161	Figure 38 read_DDB_start Flow Chart	66
162	Figure 39 read_memory_continue Flow Chart	68
163	Figure 40 read_memory_start Flow Chart	70
164	Figure 41 B7 Page Address Order	71
165	Figure 42 B6 Column Address Order	72
166	Figure 43 B5 Page/Column Addressing Order	72
167	Figure 44 B3 RGB Order	73
168	Figure 45 B1 Flip Horizontal	74
169	Figure 46 B0 Flip Vertical	74
170	Figure 47 set_address_mode Flow Chart	
171	Figure 48 set_column_address Example	76
172	Figure 49 set_column_address Flow Chart	77
173	Figure 50 set_display_off Example	
174	Figure 51 set_display_off Flow Chart	
175	Figure 52 set_display_on Example	79
176	Figure 53 set_display_on Flow Chart	
177	Figure 54 set gamma curve Flow Chart	80

178	Figure 55 set_page_address Example	81
179	Figure 56 set_page_address Flow Chart	82
180	Figure 57 set_partial_columns with set_address_mode B2 = 0	84
181	Figure 58 set_partial_columns with set_address_mode B2=1	84
182	Figure 59 set_partial_columns with set_address_mode B2 = 0	85
183	Figure 60 set_partial_columns with set_address_mode B2 = 1	85
184	Figure 61 Entering Partial Display Mode Flow Chart	86
185	Figure 62 Exiting Partial Display Mode Flow Chart	87
186	Figure 63 set_partial_rows with set_address_mode B4 = 0	88
187	Figure 64 set_partial_rows with set_address_mode B4=1	89
188	Figure 65 set_partial_rows with set_address_mode B4 = 0	89
189	Figure 66 set_partial_rows with set_address_mode B4 = 1	89
190	Figure 67 set_pixel_format Flow Chart	90
191	Figure 68 set_scroll_area set_address_mode B4 = 1 Example	92
192	Figure 69 set_scroll_area set_address_mode B4 = 1 Example	92
193	Figure 70 set_scroll_area Flow Chart	93
194	Figure 71 set_scroll_start set_address_mode B4 = 0	94
195	Figure 72 set_scroll_start set_address_mode B4 = 1	95
196	Figure 73 set_tear_off Flow Chart	96
197	Figure 74 set_tear_on M = 0	97
198	Figure 75 set_tear_on M = 1	97
199	Figure 76 set_tear_on Flow Chart	98
200	Figure 77 set_tear_scanline	99
201	Figure 78 set_tear_scanline Flow Chart	100
202	Figure 79 soft_reset Flow Chart	101
203	Figure 80 write_LUT Flow Chart	103
204	Figure 81 write_memory_continue Flow Chart	105
205	Figure 82 write_memory_start Flow Chart	107

	Version 1.02.00 23-Ju1-2009	MIPI Alliance Specification for DCS
206	Figure 83 Three Bits per Pixel Format to Byte Mapping	108
207	Figure 84 Eight Bits per Pixel Format to Byte Mapping	109
208	Figure 85 Twelve Bits per Pixel Format to Byte Mapping	109
209	Figure 86 Sixteen Bits per Pixel Format to Byte Mapping	110
210	Figure 87 Eighteen Bits per Pixel Format to Byte Mapping	110
211	Figure 88 Twenty-four Bits per Pixel Format to Byte Mapping	111
212		
213		

Tables

215	Table 1 Command List	28
216	Table 2 Command Accessibility	31
217	Table 3 Default Display Mode, Power Mode and Register Values	33
218	Table 4 enter_idle_mode Memory Content vs. Display Color	38
219	Table 5 Gamma Curve Selection	53
220	Table 6 Interface Pixel Formats	56
221	Table 7 Gamma Curves	80
222	Table 8 LUT Color Depth Conversions	103
223	Table 9 Common Color Encoding	105
224	Table 10 Common Color Encoding	107
225	Table 11 12-bit to 16-bit LUT Red Component Values	112
226	Table 12 12-bit to 16-bit LUT Green Component Values	113
227	Table 13 12-bit to 16-bit LUT Blue Component Values	114
228	Table 14 12-bit, 16-bit to 18-bit LUT Red Component Values.	115
229	Table 15 12-bit, 16-bit to 18-bit LUT Green Component Values	117
230	Table 16 12-bit, 16-bit to 18-bit LUT Blue Component Values	119
231	Table 17 12-bit, 16-bit and 18-bit Colors to 24-bit Color LUT Red Component Values	120
232	Table 18 12-bit, 16-bit and 18-bit Colors to 24-bit Color LUT Green Component Values	123
233	Table 19 12-bit, 16-bit and 18-bit Colors to 24-bit Color LUT Blue Component Values	126
234		

MIPI Alliance Specification for Display Command

236 **Set**

235

~~=	4	0	:
237	1	Over	VIOW
4.) /			A 1 C AA

- 238 The Display Command Set specification defines display module behavior for devices that adhere to the
- 239 MIPI specifications for mobile device host processor, and display interfaces in an abstract, device
- 240 independent way. All commands in this specification shall be supported by display modules that adhere to
- 241 MIPI Alliance Standard for Display Pixel Interface [MIPI01], MIPI Alliance Standard for Display Bus
- 242 Interface [MIPI02], and MIPI Alliance Specification for Display Serial Interface [MIPI03] except as
- provided for in the individual specifications.

244 **1.1 Scope**

- Display commands and logical flow are within the scope of this specification. In addition, to support device
- abstraction, several display architectures are also specified.
- 247 Electrical specifications and interface protocols are out of scope for this document.

248 **1.2 Purpose**

- The Display Command Set specification is used by manufacturers to design products that adhere to MIPI
- specifications for mobile device host processor and display interfaces.
- 251 Implementing the DCS specification reduces the time-to-market and design cost of mobile devices by
- 252 simplifying the interconnection of products from different manufacturers. In addition, adding new features
- such as larger or additional displays to mobile devices is simplified due to the extensible nature of the MIPI
- 254 specifications.

2 Document Terminology

- The MIPI Alliance has adopted Section 13.1 of the *IEEE Standards Style Manual*, which dictates use of the words "shall", "should", "may", and "can" in the development of documentation, as follows:
- The word *shall* is used to indicate mandatory requirements strictly to be followed in order to conform to the standard and from which no deviation is permitted (*shall* equals *is* required to).
- The use of the word *must* is deprecated and shall not be used when stating mandatory requirements; must is used only to describe unavoidable situations.
- The use of the word *will* is deprecated and shall not be used when stating mandatory requirements; *will* is only used in statements of fact.
- The word *should* is used to indicate that among several possibilities one is recommended as particularly suitable, without mentioning or excluding others; or that a certain course of action is preferred but not necessarily required; or that (in the negative form) a certain course of action is deprecated but not prohibited (*should* equals *is recommended that*).
- The word *may* is used to indicate a course of action permissible within the limits of the standard (*may* equals *is permitted*).
- The word *can* is used for statements of possibility and capability, whether material, physical, or causal (*can* equals *is able to*).
- All sections are normative, unless they are explicitly indicated to be informative.

275 **2.1 Glossary**

- 276 **Display Area:** The portion of a display device used to show image data.
- 277 **Display Controller:** A separate silicon chip, or integrated functional block in a host device, used to control
- a display module. May include full-frame or partial-frame memory.
- 279 **Display Device:** A functional device that shows images such as a Liquid Crystal Display.
- 280 **Display Driver:** An integrated circuit inside a display module used to control the display device. May or
- 281 may not integrate full or partial frame-memory.
- 282 **Display Glass:** Same as Display Device. Derived from the display material's name.
- 283 **Display Module:** A functional module used to show an image. Can consist of a display device, display
- driver, additional peripheral components or circuits and a display interface.
- 285 **Display Panel:** Same as Display Device.
- 286 **Frame Memory:** Memory integrated in a display driver or display controller in order to provide storage for
- display device refreshment. Full-frame memory provides enough storage for the full display area of a
- display device. Partial-frame memory provides only enough storage for a portion of the display area.

- 289 Type 1 Display Architecture: A display module architecture in which the display module includes a
- display device, display driver, full-frame memory, interface registers, timing controller, non-volatile
- memory and a control interface.
- 292 Type 2 Display Architecture: A display module architecture in which the display module includes a
- display device, display driver, partial-frame memory, interface registers, timing controller, non-volatile
- memory, a control interface and a video stream interface.
- 295 **Type 3 Display Architecture:** Similar to the Type 2 Display Architecture except no frame memory is
- 296 present.

303

2.2 Acronyms and Abbreviations

298 The following acronyms and abbreviations are used throughout this document:

299	DBI	Display Bus Interface
300	DCS	Display Command Set
301	DPI	Display Pixel Interface
302	DSI	Display Serial Interface

304	3 Refere	ences
305 306	[MIPI01]	MIPI Alliance Standard for Display Pixel Interface (DPI-2), version 2.00, MIPI Alliance, Inc., 15 September 2005
307 308	[MIPI02]	MIPI Alliance Standard for Display Bus Interface (DBI-2), version 2.00, MIPI Alliance, Inc., 29 November 2005
309 310	[MIPI03]	MIPI Alliance Specification for Display Serial Interface (DSI), version 1.02.00, MIPI Alliance, Inc., In Press
311 312	[MIPI04]	MIPI Alliance Specification for Device Descriptor Block (DDB), version 0.82.01, MIPI Alliance, Inc., 29 October 2008
313 314		

4 Display Architectures

- The display module shall be based on Type 1, Type 2 or Type 3 display architecture.
- The Type 1 Display Architecture should consist of the following functional blocks:
- 318 Display Device. Used to show image data.
- Display Driver. May be one or more devices used to drive the display device.
- 320 Full-frame memory. Used to hold image data. Can be integrated in the display driver.
- Registers. Used to configure display behavior and identification information. Can be integrated in the display driver.
- Timing Controller. Provides timing signals to control the display and display driver based on configuration information. Can be integrated in the display driver.
- Non-volatile memory. Used to store default register and configuration values. Can be integrated in the display driver.
- Control Interface. Provides the interface between the host processor and the display driver. Can be integrated in the display driver.
- Display Driving Circuit. Used to convert timing signals and voltages to signals appropriate to drive the display device.
- Power Supply. Used to convert system voltages to levels usable by the display device and display driver. Can be integrated in the display driver.




Figure 1 Type 1 Display Architecture Block Diagram

336

337

338

339

340

341

342

343

344

345

346

347

348

349

350

351

352

The Type 2 Display Architecture should consist of the following functional blocks:

Display Device. Used to show image data.

Display Driver. May be one or more devices used to drive the display device.

Partial-frame memory. Used to hold image data. Can be integrated in the display driver.

Registers. Used to configure display behavior and identification information. Can be integrated in the display driver.

Timing Controller. Provides timing signals to control the display and display driver based on configuration information. Can be integrated in the display driver.

Non-volatile memory. Used to store default register and configuration values. Can be integrated in the display driver.

Control Interface. Provides the interface between the host processor and the display driver. Can be integrated in the display driver.

Display Driving Circuit. Used to convert timing signals and voltages to signals appropriate to drive the display device.

Power Supply. Used to convert system voltages to levels usable by the display device and display driver. Can be integrated in the display driver.

Video Stream Interface. Used to receive video image data and timing signals from the host processor.




Figure 2 Type 2 Display Architecture Block Diagram

354355

- The Type 3 Display Architecture should consist of the following functional blocks:
- Display Device. Used to show image data.
- Display Driver. May be one or more devices used to drive the display device.
- Registers. Used to configure display behavior and identification information. Can be integrated in the display driver.
- Timing Controller. Provides timing signals to control the display and display driver based on configuration information. Can be integrated in the display driver.
- Non-volatile memory. Used to store default register and configuration values. Can be integrated in the display driver.
- Control Interface. Provides the interface between the host processor and the display driver. Can be integrated in the display driver.
- Display Driving Circuit. Used to convert timing signals and voltages to signals appropriate to drive the display device.
- Power Supply. Used to convert system voltages to levels usable by the display device and display driver. Can be integrated in the display driver.
- Video Stream Interface. Used to receive video image data and timing signals from the host processor.




Figure 3 Type 3 Display Architecture Block Diagram

- In all architecture types, it is assumed the power supply is under the control of the display driver.
- The Display Command Set is used through the mentioned control interface.


377

373

5 Display Functional Description

379	5.1 Power Level Definition
380 381	Display modules designed using the Type 1 display architecture shall implement the power sequence shown in Figure 4.
382 383	Display modules designed using the Type 2 display architecture shall implement the power sequence shown in Figure 5.
384 385	Display modules designed using the Type 3 display architecture shall implement the power sequence shown in Figure 6.
386	Each power sequence consists of a combination of different display and power modes as follows.
387 388	In Normal mode, the display module shows image data using the full display area of the display device. See section 6.3 for a description of Normal mode.
389 390	In Partial mode, the display module shows image data in only a portion of the full display area of the display device. See section 6.30 for a description of Partial mode.
391 392 393	In Idle mode, the display module shows image data using a limited number of colors. Turning off Idle mode displays the image data using the full number of colors supported by the display device. See section 6.1 for a description of Idle mode.
394 395 396 397	In Sleep mode, the display module does not show any image data. In addition, the display interface shall remain powered and along with those functional blocks necessary to maintain the data in the frame memory and registers. The remaining functional blocks are placed in their low power modes. See section 6.5 for a description of Sleep mode.
398 399 400	When Sleep mode is off, the display module shows image data on the display device and all functional blocks operate normally. See section 6.8 for a description of operation when Sleep mode is off.

Copyright © 2006-2009 MIPI Alliance, Inc. All rights reserved. MIPI Alliance Member Confidential.



404

Figure 4 Type 1 Display Architecture Power Change Sequences

- Note 1: There shall be no abnormal visual effect when changing between power modes.
- Note 2: The display module can change between any power modes without restriction.





Figure 5 Type 2 Display Architecture Power Change Sequence



Note 1: There shall be no abnormal visual effect when changing between power modes.

Note 2: The display module can change between any power modes without restriction.

412413

409

410

411

407

408

Figure 6 Type 3 Display Architecture Power Change Sequence

414 5.2 Gamma Curves

The display module can implement a gamma adjustment. If gamma adjustment is implemented then the display module shall support at a minimum Gamma Curve 1 as described in section 5.2.1. The display module can also implement up to three additional gamma curves as described in sections 5.2.2 through 5.2.4.

In the gamma curve figures **x** is the normalized image data supplied by the host processor to the display module and **v** is the normalized response of the display device.

5.2.1 Gamma Curve 1 (GC0)

422 Gamma Curve 1 (GC0) is 2.2, i.e. $y=x^{2.2}$

421

423424




Figure 7 Gamma curve 1 (GC0)

425 **5.2.2 Gamma Curve 2 (GC1)**

426 Gamma Curve 2 (GC1) is 1.8, i.e. $y=x^{1.8}$





Figure 8 Gamma Curve 2 (GC1)

429

427

430 **5.2.3 Gamma Curve 3 (GC2)**

431 Gamma Curve 3 (GC2) is 2.5, i.e. y=x^{2.5}



433 Figure 9 Gamma Curve 3 (GC2)

434 **5.2.4 Gamma Curve 4 (GC3)**

435 Gamma Curve 4 (GC3) is linear, i.e. y=x¹




Figure 10 Gamma Curve 4 (GC3)

438

436

437

5.3 Self-diagnostic Functions

- The display module shall support all the self-diagnostic functions in this section except those functions
- 441 indicated as optional. Optional functions can be implemented in the display module at the manufacturer's
- 442 discretion.

439

443

5.3.1 Register Loading Detection

- The exit sleep mode command (see section 6.8) is a trigger for the Register Loading Detection function.
- This function indicates if the display module correctly loaded the factory default values from Non-volatile
- memory to the registers. If the registers were loaded properly then bit D7 of the SDR register is inverted,
- otherwise the value is unchanged. See section 6.11 for a description of the SDR register.
- The flow chart for the Register Loading Detection function is shown in Figure 11.





Figure 11 Register Loading Detection Flow Chart

Note: Registers modified by the display module after loading are not verified.

451 452

5.3.2 Functionality Detection

- The exit_sleep_mode command (see section 6.8) is a trigger for the Functionality Detection function. This
- function indicates if the display module functional blocks, e.g. power supply, clock generator, etc. are
- 456 operating correctly. If the functional blocks are operating properly then bit D6 of the SDR register is
- inverted, otherwise the value is unchanged. See section 6.11 for a description of the SDR register.
- The flow chart for the Functionality Detection function is shown in Figure 12.



459 460

453

Figure 12 Functionality Detection Flow Chart

Note: The host processor shall wait before sending a get_power_mode command so the display module can exit Sleep mode and finish the Functionality Detection function.

462 463

5.3.3 Chip Attachment Detection (optional)

The exit_sleep_mode command (see section 6.8) is a trigger for the Chip Attachment Detection function.

466 This function indicates if certain chips, e.g. display driver IC, are attached to the display module. If the

chips are properly attached to the display module then bit D5 of the SDR register is inverted, otherwise the

value is unchanged. See section 6.11 for a description of the SDR register.

The flow chart for the Chip Attachment Detection function is shown in Figure 14.

Figure 13 is a reference implementation for the Chip Attachment Detection function. Two bumps are


471 connected together via a conductor on the flex foil or the display glass substrate in all four corners of the

472 chip.

464


467

470



473 474

Figure 13 Chip Attachment Detection Reference



475 476


Figure 14 Chip Attachment Detection Flow Chart

5.3.4 Display Glass Break Detection (optional)

- The exit_sleep_mode command (see section 6.8) is a trigger for the Display Glass Break Detection
- function. This function indicates if display glass is broken. If the display glass is broken then bit D4 of the
- 481 SDR register is inverted, otherwise the value is unchanged. See section 6.11 for a description of the SDR
- 482 register.


478

- The flow chart for the Display Glass Break Detection function is shown in Figure 16.
- Figure 15 is a reference implementation for the Display Glass Break Detection function. Two bumps are
- 485 connected together via a conductor routed on the outside edge of the display glass substrate.



486 487

Figure 15 Display Glass Break Detection Reference



488

Figure 16 Display Glass Break Detection Flow Chart

490 5.4 Display Command Set

- The Display Command Set is used to store image data, configure the display module behavior and retrieve
- 492 display module data including identification information by accessing the frame memory and the display
- 493 module registers.
- The DCS is separated into two functional areas: the User Command Set and the Manufacturer Command
- 495 Set. Each command is an eight-bit code with 00h to AFh assigned to the User Command Set and all other
- 496 codes assigned to the Manufacturer Command Set.
- 497 The Manufacturer Command Set (MCS) is a device dependent interface intended for factory programming
- 498 of the display module default parameters. Once the display module is configured, the MCS shall be
- 499 disabled by the manufacturer. Once disabled, all MCS commands are treated as nop by the display
- interface. The MCS is not defined in this specification.
- The User Command Set provides a display device independent interface targeted at the operating system's
- 502 hardware abstraction layer. All commands listed in this section shall be implemented except write LUT
- which is optional.
- Any unused command codes shall be treated as nop by the display module.
- 505 The remainder of this section is divided into three sections. Section 5.5 is an alphabetical list of the
- supported commands. Section 5.6 and 5.7 describe command functionality in different display architectures
- and operating modes.

5.5 Command List

509

510

Table 1 Command List

	Hex		Number of	Im	ay Archite plementat equiremen	ion
Command	Code	Description	Parameters	Type 1	Type 2	Type 3
enter_idle_mode	39h	Reduced color depth is used on the display panel.	0	Yes	No	No
enter_invert_mode	21h	Displayed image colors are inverted.	0	Yes	Yes	Yes
enter_normal_mode	13h	The whole display area is used for image display.	0	Yes	Yes	No
enter_partial_mode	12h	Part of the display area is used for image display.	0	Yes	Yes	No
enter_sleep_mode	10h	Power for the display panel is off.	0	Yes	Yes	Yes
exit_idle_mode	38h	Full color depth is used on the display panel.	0	Yes	No	No
exit_invert_mode	20h	Displayed image colors are not inverted.	0	Yes	Yes	Yes
exit_sleep_mode	11h	Power for the display panel is on.	0	Yes	Yes	Yes
get_address_mode	0Bh	Get the data order for transfers from the Host to the display module and from the frame memory to the display device.		Yes	Yes	Yes
get_blue_channel	08h	Get the blue component of the pixel at (0, 0).	1	No	Yes	Yes
get_diagnostic_result	0Fh	Get Peripheral Self- Diagnostic Result	1	Yes	Yes	Yes
get_display_mode	0Dh	Get the current display mode from the peripheral.	1	Yes	Yes	Yes
get_green_channel	07h	Get the green component of the pixel at (0, 0).			Yes	Yes
get_pixel_format	0Ch	Get the current pixel format.	1	Yes	Yes	Yes
get_power_mode	0Ah	Get the current power mode.	1	Yes	Yes	Yes
get_red_channel	06h	Get the red component of the pixel at (0, 0).	1	No	Yes	Yes
get_scanline	45h	Get the current scanline.	2	Yes	Yes	No

	Hex		Number of	Display Architecture Implementation Requirement			
Command	Code	Description	Parameters	Type 1	Type 2	Type 3	
get_signal_mode	0Eh	Get display module signaling mode.	1	Yes	Yes	Yes	
nop	00h	No Operation 0		Yes	Yes	Yes	
read_DDB_continue	A8h	Continue reading the DDB from the last read location.	variable	Yes	Yes	Yes	
read_DDB_start	A1h	Read the DDB from the provided location.	variable	Yes	Yes	Yes	
read_memory_continue	3Eh	Read image data from the peripheral continuing after the last read_memory_continue or read_memory_start.	variable	Yes	Yes	No	
read_memory_start	2Eh	Transfer image data from the peripheral to the Host Processor interface starting at the location provided by set_column_address and set_page_address.		Yes	Yes	No	
set_address_mode	36h	Set the data order for transfers from the Host to the display module and from the frame memory to the display device.	1	Yes	Yes	Yes	
set_column_address	2Ah	Set the column extent.	4	Yes	Yes	No	
set_display_off	28h	Blanks the display device.	0	Yes	Yes	Yes	
set_display_on	29h	Show the image on the display device.	0	Yes	Yes	Yes	
set_gamma_curve	26h	Selects the gamma curve used by the display device.		Yes	Yes	Yes	
set_page_address	2Bh	Set the page extent.	Set the page extent. 4		Yes	No	
set_partial_columns	31h	Defines the number of columns in the partial display area on the display device.	4	Yes	Yes	No	
set_partial_rows	30h	Defines the number of rows in the partial display area on the display device.	4	Yes	Yes	No	

	Hex		Number of	Imj	ny Archite plementat equireme	ion
Command	Code	Description	Parameters Parameters	Type 1	Type 2	Type 3
set_pixel_format	3Ah	Defines how many bits per pixel are used in the interface.	1	Yes	Yes	Yes
set_scroll_area	33h	Defines the vertical scrolling and fixed area on display device.	6	Yes	No	No
set_scroll_start	37h	Defines the vertical scrolling starting point.	2	Yes	No	No
set_tear_off	34h	Synchronization 0 information is not sent from the display module to the host processor.		Yes	No	No
set_tear_on	35h	Synchronization information is sent from the display module to the host processor at the start of VFP.	1	Yes	No	No
set_tear_scanline	44h	Synchronization information is sent from the display module to the host processor when the display device refresh reaches the provided scanline.	2	Yes	No	No
soft_reset	01h	Software Reset	0	Yes	Yes	Yes
write_LUT	2Dh	Fills the peripheral look- up table with the provided data.	variable	optional	No	No
write_memory_continue	3Ch	Transfer image information from the Host Processor interface to the peripheral from the last written location.	variable	Yes	Yes	No
write_memory_start	2Ch	Transfer image data from the Host Processor to the peripheral starting at the location provided by set_column_address and set_page_address.	variable	Yes	Yes	No

513

514

5.6 Command Accessibility

Table 2 provides command accessibility of several combinations of display and power modes.

Table 2 Command Accessibility

		Command Accessibility					
Command	Hex Code	Normal Mode On, Idle Mode Off, Sleep Mode Off	Normal Mode On, Idle Mode On, Sleep Mode Off	Partial Mode On, Idle Mode Off, Sleep Mode Off	Partial Mode On, Idle Mode On, Sleep Mode Off	Sleep Mode On	
enter_idle_mode	39h	Yes	Yes	Yes	Yes	Yes	
enter_invert_mode	21h	Yes	Yes	Yes	Yes	Yes	
enter_normal_mode	13h	Yes	Yes	Yes	Yes	Yes	
enter_partial_mode	12h	Yes	Yes	Yes	Yes	Yes	
enter_sleep_mode	10h	Yes	Yes	Yes	Yes	Yes	
exit_idle_mode	38h	Yes	Yes	Yes	Yes	Yes	
exit_invert_mode	20h	Yes	Yes	Yes	Yes	Yes	
exit_sleep_mode	11h	Yes	Yes	Yes	Yes	Yes	
get_address_mode	0Bh	Yes	Yes	Yes	Yes	Yes	
get_blue_channel	08h	Yes	Yes	N/A	N/A	Yes	
get_diagnostic_result	0Fh	Yes	Yes	Yes	Yes	Yes	
get_display_mode	0Dh	Yes	Yes	Yes	Yes	Yes	
get_green_channel	07h	Yes	Yes	N/A	N/A	Yes	
get_pixel_format	0Ch	Yes	Yes	Yes	Yes	Yes	
get_power_mode	0Ah	Yes	Yes	Yes	Yes	Yes	
get_red_channel	06h	Yes	Yes	N/A	N/A	Yes	
get_scanline	45h	Yes	Yes	Yes	Yes	Yes	
get_signal_mode	0Eh	Yes	Yes	Yes	Yes	Yes	
nop	00h	Yes	Yes	Yes	Yes	Yes	
read_DDB_continue	A8h	Yes	Yes	Yes	Yes	Yes	
read_DDB_start	Alh	Yes	Yes	Yes	Yes	Yes	
read_memory_continue	3Eh	Yes	Yes	Yes	Yes	Yes	
read_memory_start	2Eh	Yes	Yes	Yes	Yes	Yes	
set_address_mode	36h	Yes	Yes	Yes	Yes	Yes	
set_column_address	2Ah	Yes	Yes	Yes	Yes	Yes	
set_display_off	28h	Yes	Yes	Yes	Yes	Yes	
set_display_on	29h	Yes	Yes	Yes	Yes	Yes	

			Comm	and Accessibi	lity	
Command	Hex Code	Normal Mode On, Idle Mode Off, Sleep Mode Off	Normal Mode On, Idle Mode On, Sleep Mode Off	Partial Mode On, Idle Mode Off, Sleep Mode Off	Partial Mode On, Idle Mode On, Sleep Mode Off	Sleep Mode On
set_gamma_curve	26h	Yes	Yes	Yes	Yes	Yes
set_page_address	2Bh	Yes	Yes	Yes	Yes	Yes
set_partial_columns	31h	Yes	Yes	Yes	Yes	Yes
set_partial_rows	30h	Yes	Yes	Yes	Yes	Yes
set_pixel_format	3Ah	Yes	Yes	Yes	Yes	Yes
set_scroll_area	33h	Yes	Yes	Yes	Yes	Yes
set_scroll_start	37h	Yes	Yes	Yes	Yes	Yes
set_tear_off	34h	Yes	Yes	Yes	Yes	Yes
set_tear_on	35h	Yes	Yes	Yes	Yes	Yes
set_tear_scanline	44h	Yes	Yes	Yes	Yes	Yes
soft_reset	01h	Yes	Yes	Yes	Yes	Yes
write_LUT	2Dh	Yes	Yes	Yes	Yes	Yes
write_memory_continue	3Ch	Yes	Yes	Yes	Yes	Yes
write_memory_start	2Ch	Yes	Yes	Yes	Yes	Yes

517

518

5.7 Default Modes and Values

Table 3 provides default display modes, power modes and register values.

Table 3 Default Display Mode, Power Mode and Register Values

Г	1	ı	, g			
			Default Modes and Values, Hex			
Command	Hex Code	Parameters	Power-on Sequence	SW Reset	HW Reset	
enter_idle_mode	39h	None	Idle Mode Off	Idle Mode Off	Idle Mode Off	
enter_invert_mode	21h	None	Display Inversion Off	Display Inversion Off	Display Inversion Off	
enter_normal_mode	13h	None	Normal Display mode On	Normal Display mode On	Normal Display mode On	
enter_partial_mode	12h	None	Normal Display Mode On	Normal Display Mode On	Normal Display Mode On	
enter_sleep_mode	10h	None	Sleep Mode On	Sleep Mode On	Sleep Mode On	
exit_idle_mode	38h	None	Idle Mode Off	Idle Mode Off	Idle Mode Off	
exit_invert_mode	20h	None	Display Inversion Off	Display Inversion Off	Display Inversion Off	
exit_sleep_mode	11h	None	Sleep Mode On	Sleep Mode On	Sleep Mode On	
get_address_mode	0Bh	1 st	Refer to corresponding command parameter(s)	Refer to corresponding command parameter(s)	Refer to corresponding command parameter(s)	
get_blue_channel	08h	1 st	00h	00h	00h	
get_diagnostic_result	0Fh	1 st	00h	00h	00h	
get_display_mode	0Dh	1 st	Refer to corresponding command parameter(s)	Refer to corresponding command parameter(s)	Refer to corresponding command parameter(s)	
get_green_channel	07h	1 st	00h	00h	00h	
get_pixel_format	0Ch	1 st	Refer to corresponding command parameter(s)	Refer to corresponding command parameter(s)	Refer to corresponding command parameter(s)	
get_power_mode	0Ah	1 st	08h	08h	08h	
get_red_channel	06h	1 st	00h	00h	00h	

			Default Modes and Values, Hex			
Command	Hex Code	Parameters	Power-on Sequence	SW Reset	HW Reset	
get_scanline	45h	1 st & 2 nd	Refer to corresponding command parameter(s)	Refer to corresponding command parameter(s)	Refer to corresponding command parameter(s)	
get_signal_mode	0Eh	1 st	Refer to corresponding command parameter(s)	Refer to corresponding command parameter(s)	Refer to corresponding command parameter(s)	
nop	00h	None	N/A	N/A	N/A	
read_DDB_continue	A8h	all	See [MIPI04]			
read_DDB_start	A1h	all	See [MIPI04]			
read_memory_continue	3Eh	all	Random values	Not cleared	Not cleared	
read_memory_start	2Eh	all	Random values	Not cleared	Not cleared	
set_address_mode	36h	1 st	00000000ь	No change from the value before SW reset	00000000Ь	
set_column_address	2Ah	1 st	00h	00h	00h	
		2 nd	00h	00h	00h	
		3 rd	The frame memory column address corresponding to the last vertical line.	If set_address_mode's B5 = 0;The frame memory column address corresponding to the last vertical line.	The frame memory column address corresponding to the last vertical line.	
		4 th		If set_address_mode's B5 = 1; The frame memory column address corresponding to the last horizontal line.		
set_display_off	28h	None	Display Off	Display Off	Display Off	
set_display_on	29h	None	Display Off	Display Off	Display Off	
set_gamma_curve	26h	1 st	01h	01h	01h	
set_page_address	2Bh	1 st 2 nd	00h	00h	00h	

			Default Modes and Values, Hex				
Command	Hex Code	Parameters	Power-on Sequence	SW Reset	HW Reset		
		3 rd	The frame memory page address corresponding to the last horizontal line.	If set_address_mode's B5 = 0; The frame memory page address corresponding to the last horizontal	The frame memory page address corresponding to the last horizontal line.		
		4 th		line. If set_address_mode's B5 = 1; The frame memory page address corresponding to the last vertical line.	inic.		
set_partial_columns	31h	1 st	00h	00h	00h		
		2 nd					
		3 rd	The frame memory column address corresponding to the last vertical line.	The frame memory column address corresponding to the last vertical line.	The frame memory column address corresponding to the last vertical line.		
set_partial_rows	30h	1 st 2 nd	00h	00h	00h		
		3 rd	The frame	The frame memory	The frame		
		4th	memory page address corresponding to the last horizontal line.	page address corresponding to the last horizontal line.	memory page address corresponding to the last horizontal line.		
set_pixel_format	3Ah	1 st	07h	07h	07h		
set_scroll_area	33h	1 st	00h	00h	00h		
		2 nd	00h	00h	00h		
		3 rd 4 th	The frame memory page address corresponding to the last horizontal line.	The frame memory page address corresponding to the last horizontal line.	The frame memory page address corresponding to the last horizontal line.		
		5 th	00h	00h	00h		

			Default Modes and Values, Hex			
Command	Hex Code	Parameters	Power-on Sequence	SW Reset	HW Reset	
		6 th	00h	00h	00h	
set_scroll_start	37h	1 st	00h	00h	00h	
		2 nd	00h	00h	00h	
set_tear_off	34h	None	TE line output	TE line output OFF	TE line output	
set_tear_on	35h	1 st	OFF		OFF	
set_tear_scanline	44h	1 st	00h	00h	00h	
		2 nd	00h	00h	00h	
soft_reset	01h	None	N/A	N/A	N/A	
write_LUT	2Dh	all	Random values	Contents of LUT protected	Random values	
write_memory_continue	3Ch	all	Random values	Not cleared	Not cleared	
write_memory_start	2Ch	all	Random values	Not cleared	Not cleared	

6 Command Description

- This section defines the commands supported by display modules implementing MIPI Alliance specifications for display interfaces.
- 523 All commands consist of a single 8-bit byte, in some cases accompanied by parameters that supply
- 524 necessary information for the correct execution of the command. Generally, the command and
- accompanying parameter bytes are transferred using serial or parallel bits 0 through 7 of the display
- 526 interface, regardless of the physical interface width and architecture. The only exceptions are the
- read memory continue, read memory start, write memory continue, and write memory start commands
- in a DBI system (see [MIPI02]). The full width of the display interface may be used by these commands.
- See sections 6.22, 6.23, 6.40, and 6.41 for the command descriptions.
- Command flow charts in this section use the symbols defined in Figure 17.




Figure 17 Flowchart Legend

531

520

532

- 534 6.1 enter_idle_mode
- 535 **Interface** All
- 536 **Command** 39h
- 537 **Parameters** None

538 Command

									пех
Direction	D7	D6	D5	D4	D3	D2	D1	$\mathbf{D0}$	Code
$H \rightarrow D$	0	0	1	1	1	0	0	1	39h

539 **Description**

This command causes the display module to enter Idle Mode.

In Idle Mode, color expression is reduced. Colors are shown on the display device using the MSB of each

of the R, G and B color components in the frame memory.




Figure 18 enter_idle_mode Example

545 546

547

543544


Table 4 enter_idle_mode Memory Content vs. Display Color

Color	R ₇ R ₆ R ₅ R ₄ R ₃ R ₂ R ₁ R ₀	G ₇ G ₆ G ₅ G ₄ G ₃ G ₂ G ₁ G ₀	B ₇ B ₆ B ₅ B ₄ B ₃ B ₂ B ₁ B ₀
Black	0XXXXXXX	0XXXXXXX	0XXXXXXX
Blue	0XXXXXXX	0XXXXXXX	1XXXXXXX
Red	1XXXXXXX	0XXXXXXX	0XXXXXXX
Magenta	1XXXXXXX	0XXXXXXX	1XXXXXXX
Green	0XXXXXXX	1XXXXXXX	0XXXXXXX
Cyan	0XXXXXXX	1XXXXXXX	1XXXXXXX
Yellow	1XXXXXXX	1XXXXXXX	0XXXXXXX
White	1XXXXXXX	1XXXXXXX	1XXXXXXX

Restrictions

This command has no effect when the display module is already in Idle Mode.

549 **Flow Chart**



550

551

552

Figure 19 enter_idle_mode Flow Chart

553	6.2 €	enter	_invert_	_mode
554	Interface		All	
555	Comman	d	21h	
556	Paramete	ers	None	

557 Command

									нех
Direction	D7	D6	D5	D4	D3	D2	D1	$\mathbf{D0}$	Code
$H \rightarrow D$	0	0	1	0	0	0	0	1	21h

558 **Description**

This command causes the display module to invert the image data only on the display device. The frame memory contents remain unchanged. No status bits are changed.




Figure 20 enter_invert_mode Example

563 **Restrictions**

This command has no effect when the display module is already inverting the display image.

565 Flow Chart




Figure 21 enter_invert_mode Flow Chart

566567

561562

564

569	6.3	ontor	normal	modo
209	0.3	enter	normai	moae

- 570 **Interface** All
- 571 **Command** 13h
- 572 **Parameters** None
- 573 Command

									Hex
Direction	D7	D6	D5	D4	D3	D2	D1	$\mathbf{D0}$	Code
$H \rightarrow D$	0	0	0	1	0	0	1	1	13h

- 574 **Description**
- 575 This command causes the display module to enter the Normal mode.
- Normal Mode is defined as Partial Display mode and Scroll mode are off.
- 577 The host processor sends PCLK, HS and VS information to Type 2 display modules two frames before this
- 578 command is sent when the display module is in Partial Display Mode.
- 579 **Restrictions**
- This command has no effect when Normal Display mode is already active.
- 581 Flow Chart
- See section 6.30 and section 6.33 for details of when to use this command.
- 583

584	6.4	enter	partial	mode
204	VT	OIIIOI	paitiai	111040

- 585 **Interface** All
- 586 **Command** 12h
- 587 **Parameters** None

588 Command

									Hex
Direction	D7	D6	D5	D4	D3	D2	D1	$\mathbf{D0}$	Code
$H \rightarrow D$	0	0	0	1	0	0	1	0	12h

589 **Description**

- This command causes the display module to enter the Partial Display Mode. The Partial Display Mode
- 591 window is described by the set partial columns and set partial rows commands. See sections 6.30
- and 6.31, respectively, for details.
- To leave Partial Display Mode, the enter normal mode command should be written.
- The host processor continues to send PCLK, HS and VS information to Type 2 display modules for two
- frames after this command is sent when the display module is in Normal Display Mode.

596 **Restrictions**

This command has no effect when Partial Display Mode is already active.

598 Flow Chart


599 See section 6.30.

- 601 **6.5 enter_sleep_mode**
- 602 **Interface** All
- 603 **Command** 10h
- 604 **Parameters** None
- 605 **Command**

									Hex
Direction	D7	D6	D5	D4	D3	D2	D1	$\mathbf{D0}$	Code
$H{\rightarrow}D$	0	0	0	1	0	0	0	0	10h

- 606 **Description**
- This command causes the display module to enter the Sleep mode.
- In this mode, all unnecessary blocks inside the display module are disabled except interface
- communication. This is the lowest power mode the display module supports.
- DBI or DSI Command Mode remains operational and the frame memory maintains its contents. The host
- 611 processor continues to send PCLK, HS and VS information to Type 2 and Type 3 display modules for two
- frames after this command is sent when the display module is in Normal mode.
- 613 **Restrictions**
- This command has no effect when the display module is already in Sleep mode.
- The host processor must wait five milliseconds before sending any new commands to a display module
- following this command to allow time for the supply voltages and clock circuits to stabilize.
- 617 The host processor must wait 120 milliseconds after sending an exit sleep mode command before sending
- an enter_sleep_mode command.

619 Flow Chart




620

Figure 22 enter_sleep_mode Flow Chart

- 623 **6.6 exit_idle_mode**
- 624 **Interface** All
- 625 **Command** 38h
- 626 **Parameters** None
- 627 Command

									нех
Direction	D7	D6	D5	D4	D3	D2	D1	$\mathbf{D0}$	Code
$H \rightarrow D$	0	0	1	1	1	0	0	0	38h

- 628 **Description**
- This command causes the display module to exit Idle mode.
- 630 **Restrictions**
- This command has no effect when the display module is not in Idle mode.
- 632 Flow Chart



633

Figure 23 exit_idle_mode Flow Chart

636	6.7 exit_	_invert_r	noae
637	Interface	All	
638	Command	20h	
639	Parameters	None	

640 **Command**

									нех
Direction	D7	D6	D5	D4	D3	D2	D1	$\mathbf{D0}$	Code
$H \rightarrow D$	0	0	1	0	0	0	0	0	20h

641 **Description**

This command causes the display module to stop inverting the image data on the display device. The frame memory contents remain unchanged. No status bits are changed.




Figure 24 exit_invert_mode Example

646 Restrictions

This command has no effect when the display module is not inverting the display image.

648 Flow Chart




Figure 25 exit_invert_mode Flow Chart

649650651

652	6.8	exit_sleep_mode

- 653 Interface All
- **Command** 11h
- 655 **Parameters** None

656 Command

									Hex
Direction	D7	D6	D5	D4	D3	D2	D1	$\mathbf{D0}$	Code
$H \rightarrow D$	0	0	0	1	0	0	0	1	11h

657 **Description**

- This command causes the display module to exit Sleep mode. All blocks inside the display module are
- enabled.


662

- The host processor sends PCLK, HS and VS information to Type 2 and Type 3 display modules two frames
- before this command is sent when the display module is in Normal Mode.

Restrictions

- This command shall not cause any visible effect on the display device when the display module is not in
- Sleep mode.
- The host processor must wait five milliseconds after sending this command before sending another
- 666 command. This delay allows the supply voltages and clock circuits to stabilize.
- The host processor must wait 120 milliseconds after sending an exit_sleep_mode command before sending
- an enter sleep mode command.
- The display module loads the display module's default values to the registers when exiting the Sleep mode.
- There shall not be any abnormal visual effect on the display device when loading the registers if the factory
- default and register values are the same or when the display module is not in Sleep mode.
- The display module runs the self-diagnostic functions after this command is received. See section 5.3 for a
- description of the self-diagnostic functions.

674 Flow Chart



675

676

Figure 26 exit_sleep_mode Flow Chart

 $\mathbf{D0}$

 $\mathbf{D0}$

D0

Hex

Code 0Bh

Hex

Code

XXh


'0' = LCD Refresh Left to Right

'1' = LCD Refresh Right to Left

702

678 679 680 681	6.9 get Interface Command Parameters	All 0Bh	ss_mode	e						
682	Command									
	Direction H→D	D7 0	D6 0	D5 0	D4 0	D3	D2 0	D1 1		
683	Parameter									
	Direction D→H	D7 D7	D6 D6	D5 D5	D4 D4	D3 D3	D2 D2	D1 D1		
684	Description									
685	The display	module re	eturns the c	urrent statu	IS.					
686	Bit D7 – Pag	ge Addres	s Order							
687	'0' = Top to Bottom									
688	'1' = Bottom to Top									
689	Bit D6 – Column Address Order									
690	'0' = Left to Right									
691	'1' = Right to Left									
692	Bit D5 - Page/Column Order									
693	'0' = Normal Mode									
694	'1' = Reve	erse Mode	e							
695	Bit D4 – Lin	e Address	s Order							
696	'0' = LCD	Refresh	Top to Bot	tom						
697	'1' = LCD	Refresh	Bottom to	Тор						
698	Bit D3 – RG	B/BGR C	Order							
699	'0' = RGE	3								
700	'1' = BGF	{								
701	Bit D2 – Dis	play Data	Latch Dat	a Order						

- Not applicable for display modules scanned line by line
- 705 Bit D1 Flip Horizontal
- This bit flips the image shown on the display device left to right. No change is made to the frame
- 707 memory.
- 708 '0' = Normal
- 709 '1' = Flipped
- 710 Bit D0 Flip Vertical
- This bit flips the image shown on the display device top to bottom. No change is made to the frame
- 712 memory.
- 713 '0' = Normal
- 714 '1' = Flipped
- 715 **Restrictions**
- 716 None
- 717 Flow Chart



719 Figure 27 get_address_mode Flow Chart

720

721 722 723 724	6.10 get Interface Command Parameters	All 08h	channel below							
725	Command									
										Hex
	Direction	D7	D6	D5	D4	D3	D2	D 1	$\mathbf{D0}$	Code
	H→D	0	0	0	0	1	0	0	0	08h
726										
727	Parameter									
										Hex
	Direction	D7	D6	D5	D4	D3	D2	D1	$\mathbf{D0}$	Code
	$D \rightarrow H$	B7	В6	B5	B4	B3	B2	B1	B0	XXh

728 **Description**

- 729 The display module returns the blue component value of the first pixel in the active frame. This command
- 730 is only valid for Type 2 and Type 3 display modules.
- 731 B7 is the MSB and B0 is the LSB.
- Only the relevant bits are used according to the pixel format; unused bits are set to '0'
- 733 Examples:
- 12 bit format: B3 is MSB and B0 is LSB. B[7:4] are set to '0'.
- 16 bit format: B5 is MSB, B1 is LSB and B7, B6 and B0 are set to '0'.
- 18 bit format: B5 is MSB and B0 is LSB. B7 and B6 are set to '0'.
- 24 bit format: B7 is MSB and B0 is LSB. All bits are used.
- 738 **Restrictions**
- 739 None
- 740 Flow Chart




Figure 28 get_blue_channel Flow Chart

742743

get_diagnostic_result

,	J									
745	Interface	All								
746	Command	0Fh								
747	Parameters	See	below							
748	Command									Hex
	Direction	D7	D 6	D5	D4	D3	D2	D 1	D0	Code
	H→D	0	0	0	0	1	1 1	1	1	0Fh
749	п⊸р	U	U	U	U	1	1	1	1	OPI
750	Parameter									
, 2 0	1 01 0110001									Hex
	Direction	D7	D6	D5	D4	D3	D2	D1	$\mathbf{D0}$	Code
	D→H	D7	D6	D5	D4	0	0	0	0	XXh
	2 11	_ ,	20	20	٥,	J	J	3	· ·	111111
751	Decemintion									

751 **Description**

744

6.11

- The display module returns the self-diagnostic results following a Sleep Out command. See section 5.3 for
- a description of the status results.
- 754 Bit D7 Register Loading Detection
- 755 Bit D6 Functionality Detection
- 756 Bit D5 Chip Attachment Detection
- 757 Set to '0' if feature unimplemented.
- 758 Bit D4 Display Glass Break Detection
- 759 Set to '0' if feature unimplemented.
- 760 Bits D[3:0] Reserved
- 761 Set to '0'.
- 762 **Restrictions**
- 763 None
- 764 Flow Chart




Figure 29 get_diagnostic_result Flow Chart

766767

768	6.12	get_display	_mode

769 **Interface** All

770 **Command** 0Dh

Parameters See below

772 Command

771

773	Direction H→D	D7 0	D6 0	D5 0	D4 0	D3	D2	D1 0	D0	Hex Code 0Dh
774	Parameter									
										Hex
	Direction	D7	D6	D5	D4	D3	D2	D1	$\mathbf{D0}$	Code
	$D \rightarrow H$	D7	0	D5	0	0	D2	D1	D0	XXh

- 775 **Description**
- The display module returns the Display Image Mode status.
- 777 Bit D7 Vertical Scrolling Status
- 778 '0' = Vertical Scrolling is Off.
- 779 '1' = Vertical Scrolling is On.
- 780 Bit D6 Reserved
- 781 Set to '0'.
- 782 Bit D5 Inversion On/Off
- 783 0' = Inversion is Off.
- 784 '1' = Inversion is On.
- 785 Bit D4 Reserved
- 786 Set to '0'.
- 787 Bit D3 Reserved
- 788 Set to '0'.
- 789 Bits D[2:0] Gamma Curve Selection

790 Table 5 Gamma Curve Selection

Gamma Curve Selection	D2	D1	D 0	Gamma Set (26h) Parameter
Gamma Curve 1	0	0	0	GC0
Gamma Curve 2	0	0	1	GC1
Gamma Curve 3	0	1	0	GC2
Gamma Curve 4	0	1	1	GC3

Gamma Curve Selection	D2	D1	D0	Gamma Set (26h) Parameter
Reserved	1	0	0	Reserved
Reserved	1	0	1	Reserved
Reserved	1	1	0	Reserved
Reserved	1	1	1	Reserved

791 **Restrictions**

792 None

793 Flow Chart




Figure 30 get_display_mode Flow Chart

794795

get green channel

191	U. IJ GCL	_green	_cname							
798	Interface	All								
799	Command	07h								
800	Parameters	See	below							
801	Command									
										Hex
	Direction	D7	D6	D5	D4	D3	D2	D1	$\mathbf{D0}$	Code
	H→D	0	0	0	0	0	1	1	1	07h
802	Parameter									
										Hex
	Direction	D7	D6	D5	D4	D3	D2	D1	$\mathbf{D0}$	Code
	D→H	G7	G6	G5	G4	G3	G2	G1	G0	XXh
	D→II	G/	Go	U.S	04	03	G2	O1	GU	AAII

803 **Description**

797

6.13

- The display module returns the green component value of the first pixel in the active frame. This command is only valid for Type 2 and Type 3 display modules.
- 67 is the MSB and G0 is the LSB.
- Only the relevant bits are used according to the pixel format; unused bits are set to '0'
- 808 Examples:
- 12 bit format: G3 is MSB and G0 is LSB. G[7:4] are set to '0'.
- 16 bit format: G5 is MSB and G0 is LSB. G7 and G6 are set to '0'.
- 18 bit format: G5 is MSB and G0 is LSB. G7 and G6 are set to '0'.
- 24 bit format: G7 is MSB and G0 is LSB. All bits are used.
- 813 **Restrictions**
- 814 None
- 815 Flow Chart




Figure 31 get_green_channel Flow Chart

818

819 6.14 get_pixel_format

820 **Interface** All 821 **Command** 0Ch

822 **Parameters** See below

823 Command

824

831

Direction H→D	D7 0	D6 0	D5 0	D4 0	D3	D2	D1 0	D0 0	Hex Code 0Ch
Parameter									
									Hex
Direction	D7	D6	D5	D4	D3	D2	D1	$\mathbf{D0}$	Code
$D \rightarrow H$	0	D6	D5	D4	0	D2	D1	D0	XXh

825 **Description**

This command gets the pixel format for the RGB image data used by the interface.

Bits D[6:4] – DPI Pixel Format Definition

828 Bits D[2:0] – DBI Pixel Format Definition

Bits D7 and D3 are not used.

The pixel formats are shown in Table 6.

Table 6 Interface Pixel Formats

Pixel Format	D6/D2	D5/D1	D4/D0
Reserved	0	0	0
3 bits/pixel	0	0	1
8 bits/pixel	0	1	0
12 bits/pixel	0	1	1
Reserved	1	0	0
16 bits/pixel	1	0	1
18 bits/pixel	1	1	0
24 bits/pixel	1	1	1

If a particular interface, either DBI or DPI, is not used then the corresponding bits in the parameter returned from the display module are undefined. Therefore, for a DBI display module, the Host shall ignore D[6:4]

and for a DPI display module, the Host shall ignore D[2:0].

Restrictions

836 None

837 Flow Chart




Figure 32 get_pixel_format Flow Chart

840

838

D0 0

 $\mathbf{D0}$

0

Hex Code

0Ah

Hex

Code XXh

841 842 843 844	6.15 get_ Interface Command Parameters	All 0Ah	r_mode							
845	Command									
	Direction H→D	D7 0	D6 0	D5 0	D4 0	D3	D2 0	D1		
846	Parameter	Parameter								
	Direction D→H	D7 D7	D6 D6	D5 D5	D4 D4	D3 D3	D2 D2	D1 0		
847	Description									
848	The display m	odule re	turns the c	urrent pow	er mode.					
849	Bit D7 – Rese	erved								
850	Set to '0'									
851	Bit D6 - Idle Mode On/Off									
852	'0' = Idle Mode Off.									
853	'1' = Idle Mode On.									
854	Bit D5 – Parti	al Mode	On/Off							
855	'0' = Partia	l Mode (Off.							
856	'1' = Partia	l Mode (On.							
857	Bit D4 – Sleep	p Modet								
858	'0' = Sleep	Mode C	n.							
859	'1' = Sleep	Mode C	off.							
860	Bit D3 – Disp	lay Norr	nal Mode (On/Off						
861	'0' = Displa	ay Norm	al Mode O	ff.						
862	'1' = Displa	ay Norm	al Mode O	n.						
863	Bit D2 – Disp	lay On/O	Off							
864	'0' = Displa	ay is Off								
865	'1' = Displa	ay is On								

866	Bit D1 – Reserved
867	Set to '0'
868	Bit D0 – Reserved
869	Set to '0'
870	Restrictions
871	None
872	Flow Chart

873

874875




Figure 33 get_power_mode Flow Chart

876 877 878 879	6.16 get Interface Command Parameters	All 06h	hannel below							
880	Command									
										Hex
	Direction	D7	D6	D5	D4	D3	D2	D1	D 0	Code
	H→D	0	0	0	0	0	1	1	0	06h
881	Parameter									Hex
	Direction	D7	D6	D 5	D4	D3	D2	D1	D0	Code
	D→H	R7	R6	R5	R4	R3	R2	R1	R0	XXh
	D /11	10/	100	13	IXT	13	112	13.1	140	212111

882 **Description**

- 883 The display module returns the red component value of the first pixel in the active frame. This command is 884 only valid for Type 2 and Type 3 display modules.
- 885 R7 is the MSB and R0 is the LSB.
- 886 Only the relevant bits are used according to the pixel format; unused bits are set to '0'
- 887 Examples:
- 888 12 bit format: R3 is MSB and R0 is LSB. R[7:4] are set to '0'.
- 16 bit format: R5 is MSB, R1 is LSB and R7, R6 and R0 are set to '0'. 889
- 890 18 bit format: R5 is MSB and R0 is LSB. R7 and R6 are set to '0'.
- 891 24 bit format: R7 is MSB and R0 is LSB. All bits are used.
- 892 Restrictions
- 893 None
- 894 **Flow Chart**




Figure 34 get_red_channel Flow Chart

896 897

898	6.17 ge	t_scanli	ine							
899	Interface	All								
900	Command	45h								
901	Parameters	See	below							
902	Command									Hex
	Direction	D7	D6	D5	D4	D3	D2	D1	D 0	Code
	H→D	0	1	0	0	0	1	0	1	45h
903	Parameter	1								Hex
	Direction	D7	D6	D5	D4	D3	D2	D1	D 0	Code
	D→H	N15	N14	N13	N12	N11	N10	N9	N8	XXh
904	Parameter	2								**
	D: //	D.=	ъ.	D.5	D.4	D.4	D4	D.1	ъ.	Hex
	Direction	D7	D6	D5	D4	D3	D2	D1	D 0	Code
	D→H	N7	N6	N5	N4	N3	N2	N1	N0	XXh

905 **Description**

- The display module returns the current scanline, N, used to update the display device. The total number of scanlines on a display device is defined as VSYNC + VBP + VACT + VFP. The first scanline is defined as the first line of V Sync and is denoted as Line 0.
- When in Sleep Mode, the value returned by get scanline is undefined.
- 910 See [MIPI01] for definitions of VSYNC, VBP, VACT, and VFP.
- 911 **Restrictions**
- 912 None
- 913 Flow Chart




Figure 35 get_scanline Flow Chart

915916

917 918 919 920	6.18 get Interface Command Parameters	All 0Eh	_ mode							
921	Command									
	Direction	D7	D 6	D5	D4	D3	D2	D1	D 0	Hex Code
	H→D	0	0	0	0	1	1	1	0	0Eh
922	Parameter									Hex
	Direction	D7	D6	D5	D4	D3	D2	D 1	$\mathbf{D0}$	Code
	D→H	D7	D6	0	0	0	0	0	0	X0h

- 923 **Description**
- The display module returns the Display Signal Mode.
- 925 Bit D7 Tearing Effect Line
- 926 '0' = Tearing Effect Line Off.
- 927 '1' = Tearing Effect On.
- 928 Bit D6 Tearing Effect Line Output Mode.
- See [MIPI02] and section 6.36 for mode definitions.
- 930 '0' = Mode 0.
- 931 '1' = Mode 1.
- 932 Bit D[5:0] Reserved
- 933 Set to '0'.
- 934 **Restrictions**
- 935 None
- 936 Flow Chart




Figure 36 get_signal_mode Flow Chart

938939

940 941 942 943	6.19 nop Interface Command Parameters	All 00h None								
944	Command									Hex
	Direction H→D	D7 0	D6 0	D5 0	D4 0	D3 0	D2 0	D1 0	D0 0	Code 00h
945 946 947 948	Description This comman Memory Writeread_memory	te or Read	as descril							e
949	Restrictions									
950	None									
951	Flow Chart									
952 953	None									

6.20 rea Interface Command Parameters	All A8h		I e						
Command									Hex
Direction H→D	D7	D6 0	D5	D4 0	D3	D2 0	D1 0	D0 0	Code A8h
Parameter 1	_								**
Direction D→H	D7 D7	D6 D6	D5 D5	D4 D4 .	D3 D3	D2 D2	D1 D1	D0 D0	Hex Code XXh
Parameter N	1								
Direction D→H	D7 D7	D6 D6	D5 D5	D4 D4	D3 D3	D2 D2	D1 D1	D0 D0	Hex Code XXh
	Interface Command Parameters Command Direction H→D Parameter 1 Direction D→H Parameter N Direction	Interface Command A8h Parameters See Command Direction D7 H→D 1 Parameter 1 Direction D7 D→H D7 Parameter N Parameter N Direction D7	Interface Command ParametersAll A8h See belowCommandD7 1D6 0Direction H→DD7 D6 D7 D6D6 D6Parameter 1Parameter NParameter NDirectionD7 D6	Interface Command ParametersAll A8h See belowCommandA8h See belowDirection H→DD7 1D6 0D5 1Parameter 1D7 D6 D7 D6D5 D5Parameter NDirection DirectionD7 D6D6 D5	Interface Command Command Parameters All A8h A8h A8h See below Command Parameters D7 D6 D5 D4 D6 D5 D4 D6 D5 D4 D5 D4 D6 D5 D4 H→D D7 D6 D5 D4 D5 D4 D6 D5 D4 D6 D5 D4 D→H D7 D6 D5 D4 D6 D5 D4 Parameter N Direction D7 D6 D5 D4	Interface Command A8h A8h Parameters Parameters Direction D7 D6 D5 D4 D3 D→H D7 D6 D5 D4 D3 D→H D7 D6 D5 D4 D3 Parameter N Parameter N Direction D7 D6 D5 D4 D3 Parameter N Direction D7 D6 D5 D4 D3	Interface Command A8h A8h A8h See below Command Direction D7 D6 D5 D4 D3 D2 H→D 1 0 1 0 1 0 Parameter 1 Direction D7 D6 D5 D4 D3 D2 D2 D→H D7 D6 D5 D4 D3 D2 D2 D4 D3 D2 Parameter N Direction D7 D6 D5 D4 D3 D2	Interface Command A8h A8h See below Command Direction D7 D6 D5 D4 D3 D2 D1 H→D 1 0 1 0 1 0 0 Parameter 1 Direction D7 D6 D5 D4 D3 D2 D1 D→H D7 D6 D5 D4 D3 D2 D1 Parameter N Pirection D7 D6 D5 D4 D3 D2 D1 Direction D7 D6 D5 D4 D3 D2 D1	Interface Command A8h Parameters All A8h A8h Parameters See below Command Direction $A \rightarrow A $

964 **Description**

965 See section 6.21.

966 Restrictions

A read_DDB_start command should be executed at least once before a read_DDB_continue command to define the read location. Otherwise, data read with a read_DDB_continue command is undefined.

969 Flow Chart




Figure 37 read_DDB_continue Flow Chart


971972

995

973 974	6.21 rea	d_DDB All								
975 976	Command Parameters	A1h See	below							
977	Command									Hex
	Direction H→D	D7 1	D6 0	D5	D4 0	D3 0	D2 0	D1 0	D0 1	Code Alh
978	Parameter 1									Hex
	Direction D→H	D7 D15	D6 D14	D5 D13	D4 D12	D3 D11	D2 D10	D1 D9	D0 D8	Code XXh
979	Parameter 2	2								Hex
	Direction D→H	D7 D7	D6 D6	D5 D5	D4 D4	D3 D3	D2 D2	D1 D1	D0 D0	Code XXh
980	Parameter 3	3								Hex
	Direction D→H	D7 D15	D6 D14	D5 D13	D4 D12	D3 D11	D2 D10	D1 D9	D0 D8	Code XXh
981	Parameter 4	l .								Hex
	Direction D→H	D7 D7	D6 D6	D5 D5	D4 D4	D3 D3	D2 D2	D1 D1	D0 D0	Code XXh
982	Parameter 5	;								Hex
	Direction D→H	D7 D7	D6 D6	D5 D5	D4 D4	D3 D3	D2 D2	D1 D1	D0 D0	Code XXh
983	Description									
984 985 986 987	This comma organized in returns a secutive does not bytes does not be a secutive does not be a security does not b	the Devi	ce Descript bytes that	tor Block (may be an	(DDB) stor ny length u	ed on the population p	peripheral.' bytes. Note	The respore that the r	nse to this eturned se	command quence of
988	The format o	f returned	l data is as	follows:						
989 990	Parameter 1:				of Supplier PI organiza		er ID is a	unique val	ue assigne	ed to each
991	Parameter 2:	LS (least	significant	t) byte of S	Supplier ID.					
992 993 994	Parameter 3:		ned by the				Oata. This is			

Parameter 4: LS (least significant) byte of Supplier Elective Data

- Parameter 5: single-byte *Escape or Exit Code* (EEC). The code is interpreted as follows:
- FFh Exit code there is no more data in the Descriptor Block
- 00h Escape code there is supplier-proprietary data in the Descriptor Block (does not conform to any MIPI Alliance specification)
- Any other value there is DDB data in the Descriptor Block.
- DDBs may contain many more data fields providing information about the peripheral.
- 1002 In a DSI system, read activity takes the form of two separate transactions across the bus: first the read
- 1003 command read DDB start from host processor to peripheral, which includes the bus turn-around token.
- The peripheral then takes control of the bus and returns the requested data. The peripheral response to
- read DDB start is a Long Packet type, so its length may be up to 64K bytes unless limited by a previous
- set max return size command.
- The response to a read DDB start command always starts at the beginning of the Device Descriptor Block.
- After receiving the first packet and processing the returned DDB data, the host processor may initiate a
- 1009 read DDB continue command to access the next portion of the DDB. A read DDB continue command
- begins the next read at the location following the last byte of the previous data read from the DDB.
- 1011 Subsequent read_DDB_continue commands can be used to read a DDB or supplier-proprietary block of
- arbitrary size. There is, however, no obligation to read the entire block. The host processor may choose to
- stop reading after completion of any read_DDB_xxx command.
- 1014 Restrictions
- 1015 None
- 1016 Flow Chart



1017 1018

Figure 38 read_DDB_start Flow Chart

1020 1021 1022 1023	6.22 rea Interface Command Parameters	All 3Eh	ory_con	tinue						
1024	Command Direction	D7	D6	D5	D4	D3	D2	D1	D 0	Hex Code
	H→D	0	0	1	1	1	1	1	0	3Eh
1025	Pixel Data 1	Į.								Hex
	Direction D→H	D15 P15	D14 P14	D13 P13	D12 P12	D11 P11	D10 P10	D9 P9	D8 P8	Code XXh
1026										Hex
	Direction D→H	D7 P7	D6 P6	D5 P5	D4 P4	D3 P3	D2 P2	D1 P1	D0 P0	Code XXh
1027 1028 1029					•					
1030	Pixel Data N	N								Hex
1031	Direction D→H	D15 P15	D14 P14	D13 P13	D12 P12	D11 P11	D10 P10	D9 P9	D8 P8	Code XXh
	Direction D→H	D7 P7	D6 P6	D5 P5	D4 P4	D3 P3	D2 P2	D1 P1	D0 P0	Hex Code XXh
1032	Description									
1033 1034 1035	This comma continuing command.									
1036	If set_addres	ss_mode E	35 = 0:							
1037 1038 1039 1040 1041 1042	Pixels are re read_memory unt SC and the equals the E another com	y_continuted the column of the	ie. The co imn registe ster is incr	lumn regis r equals th emented. I	ster is ther e End Colu Pixels are r	incrementumn (EC) vead from t	ited and pi value. The other the frame r	xels are re column reg nemory un	ead from gister is the till the pag	the frame en reset to ge register
1043	If set_addres	ss_mode E	3 5 = 1:							
1044 1045 1046 1047 1048 1049	Pixels are read continuing from the pixel location after the read range of the previous read_memory_start or read_memory_continue. The page register is then incremented and pixels are read from the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are read from the frame memory until the column register equals the End Column (EC) value and the page register equals the EP value, or the host processor sends another									


- See section 6.25 for descriptions of the Start Column and End Column values.
- See section 6.29 for descriptions of the Start Page and End Page values.
- 1052 See section 8 in [MIPI01] and section 10 in [MIPI02] for color encoding for 8 or 9 bit image data.
- Note the command description above shows 16-bit pixel data transferred over a 16-bit bus. Other
- possibilities not illustrated here would show 9-bit pixel data transferred over a 9-bit bus, and 8-bit pixel
- data transferred over an 8-bit bus. See Annex A for details on pixel to byte mapping.

Restrictions

1056

- Regardless of the interface format chosen with the set_pixel_format command, the pixel format of the
- returned data is always the maximum pixel depth supported by the display module. The display module
- documentation shall describe the maximum pixel depth as well as the format of the data returned by the
- display module when using this command.
- A read_memory_start should follow a set_column_address, set_page_address or set_address_mode to
- define the read location. Otherwise, data read with read memory continue is undefined.

1063 Flow Chart



1064 1065

Figure 39 read_memory_continue Flow Chart

1067 1068 1069 1070	6.23 rea Interface Command Parameters	All 2Eh	i ory_sta i	rt						
1071	Command									
	Direction H→D	D7 0	D6 0	D5	D4 0	D3	D2 1	D1	D0 0	Hex Code 2Eh
1072	Pixel Data 1	L								***
	Direction	D15	D14	D13	D12	D11	D10	D9	D8	Hex Code
1073	D→H	P15	P14	P13	P12	P11	P10	P9	P8	XXh
	Direction D→H	D7 P7	D6 P6	D5 P5	D4 P4	D3 P3	D2 P2	D1 P1	D0 P0	Hex Code XXh
1074					•					
1075 1076					•					
1077	Pixel Data N	١								
	Direction D→H	D15 P15	D14 P14	D13 P13	D12 P12	D11 P11	D10 P10	D9 P9	D8 P8	Hex Code XXh
1078										Hex
	Direction D7 D6 D5 D4 D3 D2 D1 D0 Code D→H P7 P6 P5 P4 P3 P2 P1 P0 XXh									
1079	Description									
1080 1081	This comma at the pixel l									
1082	If set_addres	ss_mode E	35 = 0:							
1083	The column	and page	registers ar	e reset to the	he Start Co	lumn (SC)	and Start P	age (SP), r	espectivel	y.
1084 1085 1086 1087 1088	Pixels are read from frame memory at (SC, SP). The column register is then incremented and pixels read from the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are read from the frame memory until the page register equals the End Page (EP) value and the column register equals the EC value, or the host									
1089	If set_addres	ss_mode E	3 5 = 1:							
1090	The column	and page	registers ar	e reset to the	he Start Co	lumn (SC)	and Start P	age (SP), r	espectivel	y.
1091 1092 1093	The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively. Pixels are read from frame memory at (SC, SP). The page register is then incremented and pixels read from the frame memory until the page register equals the End Page (EP) value. The page register is then reset to SP and the column register is incremented. Pixels are read from the frame memory until the column register									

1094 1095	equals the End Column (EC) value and the page register equals the EP value, or the host processor sends another command.
1096	See section 6.25 for descriptions of the Start Column and End Column values.

See section 6.29 for descriptions of the Start Page and End Page values.


See section 8 in [MIPI01] and section 10 in [MIPI02] for color encoding for 8 or 9 bit image data.

Note the command description above shows 16-bit pixel data transferred over a 16-bit bus. Other possibilities not illustrated here would show 9-bit pixel data transferred over a 9-bit bus, and 8-bit pixel data transferred over an 8-bit bus. See Annex A for details on pixel to byte mapping.

Restrictions

Regardless of the interface format chosen with the set_pixel_format command, the pixel format of the returned data is always the maximum pixel depth supported by the display module. The display module documentation shall describe the maximum pixel depth as well as the format of the data returned by the display module when using this command.

Flow Chart



1108

1097

1102

1107

Figure 40 read_memory_start Flow Chart

1111	6.24 set_address_mode									
1112	Interface	All								
1113	Command									
1114	Parameters									
1115	Command									Hex
	Direction	D7	D6	D5	D4	D3	D2	D 1	$\mathbf{D0}$	Code
	H→D	0	0	1	1	0	1	1	0	36h
	II · D	V	V			O			V	3011
1116	Parameter									
										Hex
	Direction	D7	D6	D5	D4	D3	D2	D1	$\mathbf{D0}$	Code
	$H \rightarrow D$	В7	B6	B5	B4	B3	B2	B1	B0	XXh

1117 **Description**

- This command sets the data order for transfers from the host processor to display module's frame memory,
- bits B[7:5], and from the display module's frame memory to the display device, bits B[4:0].
- All bits are valid for peripherals based on the Type 2 display architecture operating in Command Mode, or
- for peripherals based on the Type 1 display architecture. Bits B5, B4, B2, B1 and B0 have no effect on
- peripherals based on the Type 2 display architecture operating in Video Mode, or for peripherals based on
- the Type 3 display architecture.
- No status bits are changed.
- 1125 Bit B7 Page Address Order
- This bit controls the order that Pages of data are transferred from the host processor to the peripheral's
- frame memory for a Type 1 or a Type 2 display architecture operating in Command Mode. This bit also
- controls the Host processor to display device data latching order for a Type 2 or Type 3 display architecture
- operating in Video Mode.
- 1130 '0' = Top to Bottom, Pages transferred from SP to EP
- 1131 '1' = Bottom to Top, Pages transferred from EP to SP




Figure 41 B7 Page Address Order


1135 Bit B6 – Column Address Order

1136 This bit controls the order that Columns of data are transferred from the host processor to the peripheral's frame memory for a Type 1 or Type 2 display architecture operating in Command Mode. This bit also 1137 1138 controls the Host processor to display device data latching order for a Type 2 or Type 3 display architecture

1139 operating in Video Mode.

'0' = Left to Right, Columns transferred from SC to EC

1141 '1' = Right to Left, Columns transferred from EC to SC



1142 1143 1144

1146

1147

1140

Figure 42 B6 Column Address Order

1145 Bit B5 – Page/Column Addressing Order


> This bit controls the order that Columns of data are transferred from the host processor to the peripheral's frame memory.

1148 '0' = Normal Mode

1149 See section 6.41 (B5 = 0) for a description of Normal Mode operation.

1150 '1' = Reverse Mode

1151 See section 6.41 (B5 = 1) for a description of Reverse Mode operation.



1152 1153

Figure 43 B5 Page/Column Addressing Order

- 1155 Bit B4 Display Device Line Refresh Order
- This bit controls the display device's horizontal line refresh order. The image shown on the display device
- is unaffected, regardless of the bit setting.
- 1158 '0' = Display device is refreshed from the top line to the bottom line
- 1159 '1' = Display device is refreshed from the bottom line to the top line
- 1160 Bit B3 RGB/BGR Order
- This bit controls the RGB data latching order transferred from the peripheral's frame memory to the display
- device for a Type 1 or a Type 2 display architecture operating in Command Mode. This bit also controls the
- 1163 RGB data latching order transfer from the Host processor to the display device for a Type 2 or a Type 3
- display architecture operating in Video Mode.
- 1165 '0' = Pixels sent in RGB order
- 1166 '1' = Pixels sent in BGR order




Figure 44 B3 RGB Order


- 1169 Bit B2 Display Data Latch Data Order
- 1170 This bit controls the display device's vertical line data latch order. The image shown on the display device
- is unaffected, regardless of the bit setting.
- 1172 '0' = Display device is refreshed from the left side to the right side
- 1173 '1' = Display device is refreshed from the right side to the left side
- Note: This bit has no visual effect if the display device is refreshed line by line.

1175 Bit B1 – Flip Horizontal

This bit flips the image shown on the display device left to right. No change is made to the frame memory.

1177 '0' = Normal

1178 '1' = Flipped



1179 1180

1181

Figure 45 B1 Flip Horizontal


1182 Bit B0 – Flip Vertical

This bit flips the image shown on the display device top to bottom by changing the gate scanning order.

Neither the frame memory contents nor the order data is read from frame memory is changed.

1185 '0' = Normal

1186 '1' = Flipped




1187 1188 1189

Figure 46 B0 Flip Vertical

1190 Restrictions

1191 None



1193

1194

1196	6.25 se	t_colun	nn_addre	ess						
1197	Interface	All								
1198	Command	2Ab	1							
1199	Parameters	s See	below							
1200	Command									II
	Direction	D7	D6	D5	D4	D3	D2	D1	D 0	Hex Code
	H→D	0	0	1	0	1	0	1	0	2Ah
1201	Parameter	1								
	5.	D =	D.(D.	70.4	D.4		5.4	70.0	Hex
	Direction	D7	D6	D5	D4	D3	D2	D1	D0	Code
	H→D	SC15	SC14	SC13	SC12	SC11	SC10	SC9	SC8	XXh
1202	Parameter	2								How
	Direction	D7	D6	D5	D4	D3	D2	D1	$\mathbf{D0}$	Hex Code
	H→D	SC7	SC6	SC5	SC4	SC3	SC2	SC1	SC0	XXh
	п→р	SC/	300	SCS	304	3C3	SC2	SCI	SCO	AAII
1203	Parameter	3								
										Hex
	Direction	D7	D6	D5	D4	D3	D2	D 1	$\mathbf{D0}$	Code
	H→D	EC15	EC14	EC13	EC12	EC11	EC10	EC9	EC8	XXh
1204	Parameter	4								
										Hex
	Direction	D7	D6	D5	D4	D3	D2	D1	D0	Code
	H→D	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0	XXh

This command defines the column extent of the frame memory accessed by the host processor with the read_memory_continue and write_memory_continue commands. No status bits are changed.





Figure 48 set_column_address Example

1210 Restrictions

- SC[15:0] must always be equal to or less than EC[15:0].
- 1212 If SC[15:0] or EC[15:0] is greater than the available frame memory then the parameter is not updated.



1214

1215

1217	6.26 set_6	display_off
1218	Interface	All
1219	Command	28h
1220	Parameters	None
1221	C 1	

1221 Command

									нех
Direction	D7	D6	D5	D4	D3	D2	D1	$\mathbf{D0}$	Code
$H \rightarrow D$	0	0	1	0	1	0	0	0	28h

1222 **Description**

This command causes the display module to stop displaying the image data on the display device. The frame memory contents remain unchanged. No status bits are changed.





Figure 50 set_display_off Example

1227 **Restrictions**

12251226

This command has no effect when the display panel is already off.

1229 Flow Chart



1230 1231

Figure 51 set_display_off Flow Chart

1233	6.27 set	_display	_on							
1234	Interface	All								
1235	Command	29h								
1236	Parameters	None								
1237	Command									
	D: //	D#	D.	D.5	D.4	D2	D4	D4	DO	Hex
	Direction	D7	D6	D5	D4	D3	D2	D1	$\mathbf{D0}$	Code
	$H \rightarrow D$	0	0	1	0	1	0	0	1	29h

This command causes the display module to start displaying the image data on the display device. The frame memory contents remain unchanged. No status bits are changed.




Figure 52 set_display_on Example

1243 **Restrictions**

12411242

This command has no effect when the display panel is already on.

1245 Flow Chart




Figure 53 set_display_on Flow Chart

12471248

1249 1250 1251 1252	Interface Command Parameters	All 26h	ha_curve							
1253	Command Direction	D7	D6	D5	D4	D3	D2	D1	D 0	Hex Code
	H→D	0	0	1	0	0	1	1	0	26h
1254	Parameter									Hex
	Direction	D7	D6	D5	D4	D3	D2	D1	D0	Code
	$H \rightarrow D$	GC7	GC6	GC5	GC4	GC3	GC2	GC1	GC0	XXh

1256 This command selects the desired gamma curve for the display device. Four fixed gamma curves are 1257 defined in section 5.2. A curve is selected by setting the appropriate bit in the parameter as described in the 1258 following table.

1259

1261

Table 7 Gamma Curves


GC[7:0]	Parameter	Curve Selected
00h	None	No curve selected
01h	GC0	Gamma Curve 1
02h	GC1	Gamma Curve 2
04h	GC2	Gamma Curve 3
08h	GC3	Gamma Curve 4

1260 Note: All other values are reserved.

Restrictions

Values of GC[7:0] not shown in Table 7 above are reserved and shall not change the currently selected 1262 1263 gamma curve.

1264 **Flow Chart**



1265 1266

Figure 54 set_gamma_curve Flow Chart

1267

Copyright © 2006-2009 MIPI Alliance, Inc. All rights reserved. MIPI Alliance Member Confidential.

1268 1269 1270 1271	6.29 se Interface Command Parameters	All 2Bh	address below							
1272	Command									
	Direction H→D	D7 0	D6 0	D5	D4 0	D3	D2 0	D1	D0 1	Hex Code 2Bh
1273	Parameter	1								
	Direction H→D	D7 SP15	D6 SP14	D5 SP13	D4 SP12	D3 SP11	D2 SP10	D1 SP9	D0 SP8	Hex Code XXh
1274	Parameter	2								
	Direction H→D	D7 SP 7	D6 SP 6	D5 SP 5	D4 SP 4	D3 SP 3	D2 SP 2	D1 SP 1	D0 SP 0	Hex Code XXh
1275	Parameter	3								
	Direction H→D	D7 EP15	D6 EP14	D5 EP13	D4 EP12	D3 EP11	D2 EP10	D1 EP9	D0 EP8	Hex Code XXh
1276	Parameter	4								
	Direction H→D	D7 EP7	D6 EP 6	D5 EP 5	D4 EP 4	D3 EP 3	D2 EP 2	D1 EP 1	D0 EP 0	Hex Code XXh

This command defines the page extent of the frame memory accessed by the host processor with the write_memory_continue and read_memory_continue command. No status bits are changed.





Figure 55 set_page_address Example

1282 **Restrictions**

- SP[15:0] must always be equal to or less than EP[15:0]
- 1284 If SP[15:0] or EP[15:0] is greater than the available frame memory then the parameter is not updated.



1286

1287

1300

1301


1289		——————————————————————————————————————											
1290	Interface	All											
1291	Command	31h											
1292	Parameter	s See	below										
1293	Command									Hex			
	Direction	D7	D6	D5	D4	D3	D2	D1	$\mathbf{D0}$	Code			
	Н→D	0	0	1	1	0	0	0	1	31h			
1294	Parameter	1								Hex			
	Direction	D7	D6	D 5	D4	D3	D2	D 1	$\mathbf{D0}$	Code			
	H→D	PSC15	PSC14	PSC13	PSC12	PSC11	PSC10	PSC9	PSC8	XXh			
	П→Д	13013	13014	13013	13012	15011	13010	130)	1300	AAII			
1295	Parameter 2 Hex												
	Direction	D7	D6	D5	D4	D3	D2	D 1	$\mathbf{D0}$	Code			
	H→D	PSC7	PSC6	PSC5	PSC4	PSC3	PSC2	PSC1	PSC0	XXh			
	11 /D	1507	1500	1503	1504	1503	1502	1501	1500	AAII			
1296	Parameter	3								Hex			
	Direction	D7	D6	D5	D4	D3	D2	D1	D0	Code			
	H→D	PEC15	PEC14	PEC13	PEC12	PEC11	PEC10	PEC9	PEC8	XXh			
	п⊸р	1 EC13	1 EC14	112013	1 EC12	ILCII	TECTO	TEC	TECO	AAII			
1297	Parameter	4								Hex			
	Direction	D7	D4	D.5	D4	D2	D2	D1	DO				
	Direction		D6	D5		D3	D2	D1	D 0	Code			
	H→D	PEC7	PEC6	PEC5	PEC4	PEC3	PEC2	PEC1	PEC0	XXh			
1298	Description	n											

Copyright © 2006-2009 MIPI Alliance, Inc. All rights reserved. MIPI Alliance Member Confidential.

This command defines the Partial Display mode's display width. There are two parameters associated with

this command, the first defines the Start Column (PSC) and the second the End Column (PEC), as illustrated in Figure 57 through Figure 60. PSC and PEC refer to the Frame Memory Column Pointer.

1302 If End Column > Start Column



13031304

Figure 57 set_partial_columns with set_address_mode B2 = 0




Figure 58 set_partial_columns with set_address_mode B2=1

1307 If Start Column > End Column




Figure 59 set_partial_columns with set_address_mode B2 = 0




Figure 60 set_partial_columns with set_address_mode B2 = 1


1312 **Restrictions**

1308

13101311

PSC[15:0] and PEC[15:0] cannot be 0000h nor exceed the last horizontal column number.


1315 To enter Partial Display mode



1316

1317 Figure 61 Entering Partial Display Mode Flow Chart

1318 To exit Partial Display mode



1319

1320

Figure 62 Exiting Partial Display Mode Flow Chart

1322	6.31 se	t_partia	l_rows							
1323	Interface	All								
1324	Command	30h								
1325	Parameters	s See	below							
1326	Command									Hex
	Direction	D7	D6	D 5	D4	D3	D2	D1	$\mathbf{D0}$	Code
	H→D	0	0	1	1	0	0	0	0	30h
1327	Parameter	1								
	D:	D.#	D.(D.5	D.4	D.4	D4	D.1	D 0	Hex
	Direction	D7	D6	D5	D4	D3	D2	D1	D0	Code
	H→D	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	XXh
1328	Parameter	2								Hex
	Direction	D7	D6	D5	D4	D3	D2	D1	$\mathbf{D0}$	Code
	H→D	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	XXh
	п⊸р	SIC/	SKO	SKS	SK4	SKS	SKZ	SKI	SICO	AAII
1329	Parameter	3								
										Hex
	Direction	D7	D6	D5	D4	D3	D2	D1	D 0	Code
	H→D	ER15	ER14	ER13	ER12	ER11	ER10	ER9	ER8	XXh
1330	Parameter	4								
	D!4!	D#	D.	D.	D4	D2	D2	D1	DA	Hex
	Direction	D7	D6	D5	D4	D3	D2	D1	D0	Code
	H→D	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	XXh

13361337

This command defines the Partial Display mode's display height. There are two parameters associated with this command, the first defines the Start Row (SR) and the second the End Row (ER), as illustrated in Figure 63 through Figure 66. SR and ER refer to the Frame Memory Line Pointer.

1335 If End Row > Start Row




Figure 63 set_partial_rows with set_address_mode B4 = 0






Figure 64 set_partial_rows with set_address_mode B4=1

1340 If Start Row > End Row



13411342

Figure 65 set_partial_rows with set_address_mode B4 = 0



13431344

1346

Figure 66 set_partial_rows with set_address_mode B4 = 1

1345 **Restrictions**

SR[15:0] and ER[15:0] cannot be 0000h nor exceed the last vertical line number.


1347 Flow Chart

1348 See section 6.30.

at wivel farmet

1350	6.32 set	:_pixel_	tormat							
1351	Interface	All								
1352	Command	3Ah								
1353	Parameters	See	below							
1354	Command									Hex
	Direction	D7	D6	D5	D4	D3	D2	D 1	D0	Code
	H→D	0	0	1	1	1	0	1	0	3Ah
1355	Parameter									
										Hex
	Direction	D7	D6	D5	D4	D3	D2	D1	$\mathbf{D0}$	Code
	$H \rightarrow D$	X	D6	D5	D4	X	D2	D1	D0	XXh

- 1356 **Description**
- This command sets the pixel format for the RGB image data used by the interface.
- 1358 Bits D[6:4] DPI Pixel Format Definition
- 1359 Bits D[2:0] DBI Pixel Format Definition
- Bits D7 and D3 are not used.
- The pixel formats are shown in Table 6.
- 1362 If a particular interface, either DBI or DPI, is not used then the corresponding bits in the parameter are ignored.
- 1505 Ignor**ea**.
- In 12, 16 & 18 bits/Pixel modes, the LUT is applied to transfer data into the frame memory.
- 1365 **Restrictions**
- There is no visible effect until the frame memory is written.
- 1367 Flow Chart



13681369

Figure 67 set_pixel_format Flow Chart

1370

Copyright © 2006-2009 MIPI Alliance, Inc. All rights reserved. MIPI Alliance Member Confidential.

1371 1372 1373 1374	6.33 se Interface Command Parameter	All 33h s See	_							
1375	Command									How
	Direction H→D	D7 0	D6 0	D5	D4	D3 0	D2 0	D1	D0	Hex Code 33h
1376	Parameter	1								Цох
	Direction H→D	D7 TFA15	D6 TFA14	D5 TFA13	D4 TFA12	D3 TFA11	D2 TFA10	D1 TFA9	D0 TFA8	Hex Code XXh
1377	Parameter	2								Hex
	Direction H→D	D7 TFA7	D6 TFA6	D5 TFA5	D4 TFA4	D3 TFA3	D2 TFA2	D1 TFA1	D0 TFA0	Code XXh
1378	Parameter	3								Hex
	Direction H→D	D7 VSA15	D6 VSA14	D5 VSA13	D4 VSA12	D3 VSA11	D2 VSA10	D1 VSA9	D0 VSA8	Code XXh
1379	Parameter	4								Hex
	Direction H→D	D7 VSA7	D6 VSA6	D5 VSA5	D4 VSA4	D3 VSA3	D2 VSA2	D1 VSA1	D0 VSA0	Code XXh
1380	Parameter	5								How
	Direction H→D	D7 BFA15	D6 BFA14	D5 BFA13	D4 BFA12	D3 BFA11	D2 BFA10	D1 BFA9	D0 BFA8	Hex Code XXh
1381	Parameter	6								Hex
	Direction H→D	D7 BFA7	D6 BFA6	D5 BFA5	D4 BFA4	D3 BFA3	D2 BFA2	D1 BFA1	D0 BFA0	Code XXh
1382	Description	n								
1383	This comm	and defines	s the displa	y module's	Vertical S	crolling Ar	ea.			
1384	If set_addre	ess_mode I	34 = 0:							
1385 1386	The 1 st & 2 frame mem								from the t	op of the
1387 1388 1389 1390	The 3 rd & 4 of frame m starts imme Area ends i	emory from	m the Vert er the botto	ical Scrolli om most lir	ing Start A ne of the To	ddress. The p Fixed A	e first line rea. The las	of the Ver	tical Scrol	ling Area

- The 5th & 6th parameter, BFA[15:0], describes the Bottom Fixed Area in number of lines from the bottom of the frame memory. The bottom of the frame memory and bottom of the display device are aligned.
- 1393 TFA, VSA and BFA refer to the Frame Memory Line Pointer.





Figure 68 set_scroll_area set_address_mode B4 = 1 Example

- 1396 If set_address_mode B4 = 1:
- The 1st & 2nd parameter, TFA[15:0], describes the Top Fixed Area in number of lines from the bottom of the frame memory. The bottom of the frame memory and bottom of the display device are aligned.
- The 3rd & 4th parameter, VSA[15:0], describes the height of the Vertical Scrolling Area in number of lines of frame memory from the Vertical Scrolling Start Address. The first line of the Vertical Scrolling Area starts immediately after the top most line of the Top Fixed Area. The last line of the Vertical Scrolling Area ends immediately before the bottom most line of the Bottom Fixed Area.
- The 5th & 6th parameter, BFA[15:0], describes the Bottom Fixed Area in number of lines from the top of the frame memory. The top of the frame memory and top of the display device are aligned.
- 1405 TFA, VSA and BFA refer to the Frame Memory Line Pointer.




14061407

1408

Figure 69 set_scroll_area set_address_mode B4 = 1 Example

Restrictions

- The sum of TFA, VSA and BFA must equal the number of the display device's horizontal lines (pages), otherwise Scrolling mode is undefined.
- In Vertical Scroll Mode, set_address_mode B5 should be set to '0' this only affects the Frame Memory Write.



1414

Figure 70 set_scroll_area Flow Chart

1416 1417 1418 1419	6.34 se Interface Command Parameters	All 37h See	_ start below								
1420	Command									II	
	Direction H→D	D7 0	D6 0	D5	D4 1	D3 0	D2 1	D1	D0	Hex Code 37h	
1421	Parameter 1										
	Direction H→D	D7 VSP15	D6 VSP14	D5 VSP13	D4 VSP12	D3 VSP11	D2 VSP10	D1 VSP9	D0 VSP8	Hex Code XXh	
1422	Parameter	2									
	Direction H→D	D7 VSP7	D6 VSP6	D5 VSP5	D4 VSP4	D3 VSP3	D2 VSP2	D1 VSP1	D0 VSP0	Hex Code XXh	

- 1424 This command sets the start of the vertical scrolling area in the frame memory. The vertical scrolling area is
- fully defined when this command is used with the set_scroll_area command
- 1426 The set scroll start command has one parameter, the Vertical Scroll Pointer. The VSP defines the line in
- 1427 the frame memory that is written to the display device as the first line of the vertical scroll area. See
- section 6.33 for a description of the vertical scroll area.
- 1429 The displayed image also depends on the setting of the Line Address Order bit, B4, in the
- set address mode register. See the examples below.
- 1431 If set address mode B4 = 0:
- Example:

14341435

1433 When Top Fixed Area = Bottom Fixed Area = 0, Vertical Scrolling Area = YY and VSP = 3.





Figure 71 set_scroll_start set_address_mode B4 = 0

- 1436 If set_address_mode B4 = 1:
- Example:
- 1438 When Top Fixed Area = Bottom Fixed Area = 0, Vertical Scrolling Area = YY and VSP = 3.



1441

1442

1443

Figure 72 set_scroll_start set_address_mode B4 = 1

Restrictions

- Since the value of the Vertical Scrolling Start Address is absolute with reference to the Frame Memory, it must not enter the fixed areas, see section 6.33, otherwise an undesirable image may be shown on the
- 1444 Display Panel.
- 1445 The following conditions shall apply:
- If set_address_mode B4 = 0, TFA[15:0] $1 \le VSP[15:0] \le \#$ of lines in frame memory BFA[15:0]
- 1447 If set_address_mode B4 = 1, BFA[15:0] 1 < VSP[15:0] < # of lines in frame memory TFA[15:0]

1448 Flow Chart

- See section 6.33 description.
- 1450

1451 6.35 set_tea	ır_off
--------------------------	--------


- 1452 **Interface** All
- 1453 **Command** 34h
- 1454 **Parameters** None

1455 Command

									нех
Direction	D7	D6	D5	D4	D3	D2	D1	$\mathbf{D0}$	Code
$H \rightarrow D$	0	0	1	1	0	1	0	0	34h

- 1456 **Description**
- This command turns off the display module's Tearing Effect output signal on the TE signal line.
- 1458 **Restrictions**
- This command has no effect when the Tearing Effect output is already off.

1460 Flow Chart




1461


Figure 73 set_tear_off Flow Chart

1464	6.36 set	_tear_c	n							
1465	Interface	All								
1466	Command	35h								
1467	Parameters	See	below							
1468	Command									
										Hex
	Direction	D7	D6	D5	D4	D3	D2	D1	$\mathbf{D0}$	Code
	$H\rightarrow D$	0	0	1	1	0	1	0	1	35h
1469	Parameter									
										Hex
	Direction	D7	D6	D5	D4	D3	D2	D1	$\mathbf{D0}$	Code
	$H \rightarrow D$	X	X	X	X	X	X	X	M	XXh

- 1471 This command turns on the display module's Tearing Effect output signal on the TE signal line. The TE 1472 signal is not affected by changing set address mode bit B4.
- 1473 set tear on has one parameter that describes the Tearing Effect Output Line mode.
- 1474 If M = 0 (Mode 0):
- 1475 The Tearing Effect Output line consists of V-Blanking information only.




- 1478 If M = 1 (Mode 1):
- 1479 The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information.



- 1482 The Tearing Effect Output line shall be active low when the display module is in Sleep mode.
- 1483 See [MIPI02] for definitions of t_{vdl} , t_{vdh} , t_{hdl} and t_{hdh} .

1484 Restrictions

- 1485 This command takes affect on the frame following the current frame. Therefore, if the Tear Effect (TE)
- output is already ON, the TE output shall continue to operate as programmed by the previous set tear on, 1486
- 1487 or set tear scanline, command until the end of the frame.



1489

1490

Figure 76 set_tear_on Flow Chart

1492	6.37 se	t_tear_s	scanline							
1493	Interface	All								
1494	Command	44h								
1495	Parameters	See	below							
1496	Command									Hex
	Direction	D7	D6	D5	D4	D3	D2	D1	$\mathbf{D0}$	Code
						_	D2			
	H→D	0	1	0	0	0	1	0	0	44h
1497	Parameter 1	1								Hex
	Direction	D7	D 6	D5	D4	D3	D2	D1	D 0	Code
	H→D	N15	N14	N13	N12	N11	N10	N9	N8	XXh
	п→р	INIS	N14	NIS	1112	INII	NIU	N9	110	ΛΛΙΙ
1498	Parameter 2	2								
										Hex
	Direction	D7	D6	D5	D4	D3	D2	D 1	$\mathbf{D0}$	Code
	H→D	N7	N6	N5	N4	N3	N2	N1	N0	XXh

1505


1507

1510

1500 This command turns on the display module's Tearing Effect output signal on the TE signal line when the 1501 display module reaches line N. The TE signal is not affected by changing set address mode bit B4.

1502 The Tearing Effect Line On has one parameter that describes the Tearing Effect Output Line mode.

1503 After issuing a set_tear_scanline command to the display module, the Tearing Effect output signal, e.g. as 1504 in DBI-2 systems, shall be a delayed version of V-Blanking information as illustrated by Figure 77.



1506

Note that set tear scanline with N = 0 is equivalent to set tear on with M = 0.


1508 The Tearing Effect Output line shall be active low when the display module is in Sleep mode.

1509 See [MIPI02] for definitions of t_{vdl} and t_{vdh} and [MIPI03] for definition of display module line numbers.

Restrictions

1511 This command takes affect on the frame following the current frame. Therefore, if the Tear Effect (TE) output is already ON, the TE output shall continue to operate as programmed by the previous set tear on, 1512

or set tear scanline, command until the end of the frame. 1513



1515

1516

1518	6.38	soft_	_reset
1519	Interfa	ce	All
1520	Comm	and	01h
1521	Param	eters	None

1522 Command

									Hex
Direction	D7	D6	D5	D4	D3	D2	D1	$\mathbf{D0}$	Code
$H \rightarrow D$	0	0	0	0	0	0	0	1	01h


1523 **Description**

- The display module performs a software reset. Registers are written with their SW Reset default values.
- See section 5.7 for a list of the reset values.
- 1526 Frame Memory contents are unaffected by this command.

1527 **Restrictions**

- 1528 The host processor must wait five milliseconds before sending any new commands to a display module
- following this command. The display module updates the registers during this time.
- 1530 If a soft reset is sent when the display module is in Sleep Mode, the host processor must wait 120
- milliseconds before sending an exit sleep mode command.
- soft_reset should not be sent when the display module is not in Sleep mode.

1533 Flow Chart



15341535

Figure 79 soft_reset Flow Chart

in Table 8.

1537 1538 1539 1540	6.39 wr Interface Command Parameters	ite_LUT All 2Dh See								
1541	Command									
	Direction H→D	D7 0	D6 0	D5	D4 0	D3	D2	D1 0	D0	Hex Code 2Dh
1542	Parameter 1	1								
	Direction H→D	D7 R7	D6 R6	D5 R5	D4 R4	D3 R3	D2 R2	D1 R1	D0 R0	Hex Code XXh
1543 1544 1545					•					
1546	Parameter 1	N								**
	Direction H→D	D7 R7	D6 R6	D5 R5	D4 R4	D3 R3	D2 R2	D1 R1	D0 R0	Hex Code XXh
1547	Parameter 1	N + 1								
1540	Direction H→D	D7 G7	D6 G6	D5 G5	D4 G4	D3 G3	D2 G2	D1 G1	D0 G0	Hex Code XXh
1548 1549 1550					•					
1551	Parameter 1	N + M								TT
	Direction H→D	D7 G7	D6 G6	D5 G5	D4 G4	D3 G3	D2 G2	D1 G1	D0 G0	Hex Code XXh
1552	Parameter 1	N + M + 1	1							
	Direction H→D	D7 B7	D6 B6	D5 B5	D4 B4	D3 B3	D2 B2	D1 B1	D0 B0	Hex Code XXh
1553 1554 1555					•					
1556	Parameter 2	2*N + M								TT
	Direction H→D	D7 B7	D6 B6	D5 B5	D4 B4	D3 B3	D2 B2	D1 B1	D0 B0	Hex Code XXh
1557	Description									
1558	This comma	and sets th	ne LUT for	pixel color	r depth con	versions. S	Six convers	ions are su	pported as	indicated

Copyright © 2006-2009 MIPI Alliance, Inc. All rights reserved. MIPI Alliance Member Confidential.

Table 8 LUT Color Depth Conversions

Convert from Color	Convert to Color Depth							
Depth	24	18	16					
18	Yes	N/A	N/A					
16	Yes	Yes	N/A					
12	Yes	Yes	Yes					

The LUT size depends on the pixel format of the display module. In the list below, N is the number of red or blue components and M is the number of green components in the LUT.

1563 16-bit color display modules: N = M = 16; Total LUT Size = 2*N + M = 48 bytes.

18-bit color display modules: N = 32, M = 64; Total LUT Size = 2*N + M = 128 bytes.

1565 24-bit color display modules: N = M = 64; Total LUT Size = 2*N + M = 192 bytes.


Regardless of host processor color depth, the defined size of the LUT shall be written according to the number of colors supported by the display module. See Annex A.

This command has no effect on other commands or the contents of frame memory. Visible changes take effect the next time the frame memory is written.

1570 Restrictions

1571 None

1572 Flow Chart



1573

1574

Figure 80 write_LUT Flow Chart

1576 1577 1578 1579	6.40 wr Interface Command Parameters	All 3Ch	nory_col	ntinue						
1580	Command									
	Direction H→D	D7 0	D6 0	D5	D4 1	D3	D2 1	D1 0	D0 0	Hex Code 3Ch
1581	Pixel Data 1	l								Hex
	Direction H→D	D15 P15	D14 P14	D13 P13	D12 P12	D11 P11	D10 P10	D9 P9	D8 P8	Code XXh
1582	П⊸р	113	114	113	112	111	110	19	10	
	Direction	D7	D6	D5	D4	D3	D2	D1	D0	Hex Code
1583 1584 1585	H→D	P7	Р6	Р5	P4 .	Р3	P2	P1	P0	XXh
1586	Pixel Data I	N								Hex
1587	Direction H→D	D15 P7	D14 P6	D13 P5	D12 P4	D11 P3	D10 P2	D9 P1	D8 P0	Code XXh
1307	Direction H→D	D7 P7	D6 P6	D5 P5	D4 P4	D3 P3	D2 P2	D1 P1	D0 P0	Hex Code XXh
1588	Description									
1589 1590 1591	This common continuing frommand.									
1592	If set_addres	ss_mode I	35 = 0:							
1593 1594 1595 1596 1597 1598 1599	Data is written continuing from the pixel location after the write range of the previous write_memory_start or write_memory_continue. The column register is then incremented and pixels are written to the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are written to the frame memory until the page register equals the End Page (EP) value and the column register equals the EC value, or the host processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the extra pixels are									
1600	If set_addres	ss_mode I	35 = 1:							
1601 1602 1603 1604	Data is writt or write_me memory unt column regis	emory_contil the page	ntinue. The e register e	e page reg quals the E	ister is the nd Page (E	n increme P) value. T	nted and p The page reg	ixels are vgister is the	written to n reset to S	the frame SP and the

- End column (EC) value and the page register equals the EP value, or the host processor sends another command. If the number of pixels exceeds (EC SC + 1) * (EP SP + 1) the extra pixels are ignored.
- See section 6.25 for descriptions of the Start Column and End Column values.
- See section 6.29 for descriptions of the Start Page and End Page values.
- See section 8 in [MIPI01] and section 10 in [MIPI02] for color encoding for 8 or 9 data bit image data.
- Note the command description above shows 16-bit pixel data transferred over a 16-bit bus. Other possibilities not illustrated here would show 9-bit pixel data transferred over a 9-bit bus, and 8-bit pixel
- data transferred over an 8-bit bus. See Annex A for details on pixel to byte mapping.
- The relationship between some common colors and the corresponding image data are shown in the following table.

Table 9 Common Color Encoding

Color	Red Component	Green Component	Blue Component
Black	All bits = 0	All bits = 0	All bits = 0
Red	All bits = 1	All bits = 0	All bits = 0
Green	All bits = 0	All bits = 1	All bits = 0
Blue	All bits = 0	All bits = 0	All bits = 1
Cyan	All bits = 0	All bits = 1	All bits = 1
Yellow	All bits = 1	All bits = 1	All bits = 0
Magenta	All bits = 1	All bits = 0	All bits = 1
White	All bits = 1	All bits = 1	All bits = 1

Restrictions

- A write_memory_start should follow a set_column_address, set_page_address or set_address_mode to define the write address. Otherwise, data written with write_memory_continue is written to undefined addresses.
- 1620 Flow Chart




Figure 81 write_memory_continue Flow Chart

16211622

1616

1624 1625 1626 1627	6.41 wr Interface Command Parameters	All 2Ch	n ory_sta below	rt						
1628	Command									
	Direction H→D	D7 0	D6 0	D5	D4 0	D3	D2 1	D1 0	D0 0	Hex Code 2Ch
1629	Pixel Data 1									***
1620	Direction H→D	D15 P15	D14 P14	D13 P13	D12 P12	D11 P11	D10 P10	D9 P9	D8 P8	Hex Code XXh
1630 1631 1632 1633	Direction H→D	D7 P7	D6 P6	D5 P5	D4 P4 .	D3 P3	D2 P2	D1 P1	D0 P0	Hex Code XXh
1634	Pixel Data N	N								
1635	Direction H→D	D15 P15	D14 P14	D13 P13	D12 P12	D11 P11	D10 P10	D9 P9	D8 P8	Hex Code XXh
	Direction H→D	D7 P7	D6 P6	D5 P5	D4 P4	D3 P3	D2 P2	D1 P1	D0 P0	Hex Code XXh
1636	Description									
1637 1638	This comma at the pixel l									
1639	If set_addres	ss_mode E	3 5 = 0:							
1640	The column	and page	registers ar	e reset to t	he Start Co	lumn (SC)	and Start P	age (SP), r	espectivel	y.
1641 1642 1643 1644 1645 1646	Pixel Data 1 is stored in frame memory at (SC, SP). The column register is then incremented and pixels are written to the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are written to the frame memory until the page register equals the End Page (EP) value and the column register equals the EC value, or the host processor sends another command. If the number of pixels exceeds $(EC - SC + 1) * (EP - SP + 1)$ the extra pixels are ignored.									
1647	If set_address_mode B5 = 1:									
1648	The column	and page	registers ar	e reset to t	he Start Co	lumn (SC)	and Start P	age (SP), r	espectivel	y.
1649 1650 1651	Pixel Data 1 written to the then reset to	e frame n	nemory un	til the page	e register e	quals the I	End Page (I	EP) value.	The page	register is

- 1652 column register equals the End column (EC) value and the page register equals the EP value, or the host 1653 processor sends another command. If the number of pixels exceeds (EC – SC + 1) * (EP – SP + 1) the extra
- pixels are ignored.

1664

1668

- See section 6.25 for descriptions of the Start Column and End Column values.
- See section 6.29 for descriptions of the Start Page and End Page values.
- See section 8 in [MIPI01] and section 10 in [MIPI02] for color encoding for 8 or 9 data bit image data.
- Note the command description above shows 16-bit pixel data transferred over a 16-bit bus. Other possibilities not illustrated here would show 9-bit pixel data transferred over a 9-bit bus, and 8-bit pixel
- data transferred over an 8-bit bus. See Annex A for details on pixel to byte mapping.
- The relationship between some common colors and the corresponding image data are shown in the following table.

Table 10 Common Color Encoding

Color	Red Component	Green Component	Blue Component
Black	All bits = 0	All bits = 0	All bits = 0
Red	All bits = 1	All bits = 0	All bits = 0
Green	All bits = 0	All bits = 1	All bits = 0
Blue	All bits = 0	All bits = 0	All bits = 1
Cyan	All bits = 0	All bits = 1	All bits = 1
Yellow	All bits = 1	All bits = 1	All bits = 0
Magenta	All bits = 1	All bits = 0	All bits = 1
White	All bits = 1	All bits = 1	All bits = 1

Restrictions

A write_memory_start should follow a set_column_address, set_page_address or set_address_mode to define the write location. Otherwise, data written with write_memory_start and any following write memory continue commands is written to undefined locations.

Flow Chart




Figure 82 write_memory_start Flow Chart

16691670

Annex A Pixel-to-Byte Mapping

- 1673 Many of the commands in this specification utilize display panel properties and therefore refer to pixels and 1674 scan lines. However, numerous components of a display system are inherently byte oriented. Therefore, a 1675 consistent method should be used to convert pixel formats to bytes to ensure interoperability among all
- components. This section defines the pixel-to-byte mapping used by this specification. 1676
- 1677 Note the set address mode command (section 6.24) affects the bit ordering within a pixel, red and blue 1678 components may be swapped, and the order pixels are transferred across the interface. The figures in this

1679 section are shown with set address mode B4=B5=B6=B7=0.

A.1 Three Bits per Pixel Format

1681 Three bits per pixel formats do not map directly to byte boundaries and therefore require special handling. In this pixel format, each byte holds two pixels. Two bits in each byte convey no color information. The 1682 1683

organization of bits is shown in Figure 83.




Figure 83 Three Bits per Pixel Format to Byte Mapping

1672

16891690

1691

16941695

A.2 Eight Bits per Pixel Format

Eight bits per pixel formats map directly to byte boundaries and therefore require no special handling. Figure 84 shows the mapping of pixels to bytes.




Figure 84 Eight Bits per Pixel Format to Byte Mapping

A.3 Twelve Bits per Pixel Format

Twelve bits per pixel formats do not map directly to byte boundaries and therefore require special handling.

In this pixel format, three bytes hold two pixels. Figure 85 shows the mapping of pixels to bytes.




Figure 85 Twelve Bits per Pixel Format to Byte Mapping

A.4 Sixteen Bits per Pixel Format

Sixteen bits per pixel formats do not map directly to byte boundaries and therefore require special handling. However, this format is simpler than twelve bit formats since one pixel occupies two bytes. Figure 86 shows the mapping of pixels to bytes.




Figure 86 Sixteen Bits per Pixel Format to Byte Mapping

1700 1701

1702

1703

1704

1705

1696

1697 1698

1699

A.5 Eighteen Bits per Pixel Format

Eighteen bits per pixel formats do not map directly to byte boundaries and therefore require special handling. In this pixel format, each pixel occupies three bytes (24-bits), one for each color component. Two bits in each byte convey no color information. Figure 87 shows the mapping of pixels to bytes.




Figure 87 Eighteen Bits per Pixel Format to Byte Mapping

A.6 Twenty-four Bits per Pixel Format

Twenty-four bits per pixel formats do not map directly to byte boundaries and therefore require special handling. This format is similar to the eighteen bits per pixel format since one pixel occupies three bytes. However, all bits in this format convey color information. Figure 88 shows the mapping of pixels to bytes.




Figure 88 Twenty-four Bits per Pixel Format to Byte Mapping

17121713

1708

Annex B Color Depth Conversion Look-up Tables (informative)

B.1 Color Depth Conversion LUT – 12-bit Color to 16-bit Color Table 11 12-bit to 16-bit LUT Red Component Values

R input (4-bit) 12-bits/pixel 4,096 colors	R output (5-bit) 16-bits/pixel 65,536 colors	write_LUT Parameter
0000	R ₀₀₄ R ₀₀₃ R ₀₀₂ R ₀₀₁ R ₀₀₀	1
0001	R ₀₁₄ R ₀₁₃ R ₀₁₂ R ₀₁₁ R ₀₁₀	2
0010	$R_{024} \ R_{023} \ R_{022} \ R_{021} \ R_{020}$	3
0011	$R_{034} \ R_{033} \ R_{032} \ R_{031} \ R_{030}$	4
0100	$R_{044} \ R_{043} \ R_{042} \ R_{041} \ R_{040}$	5
0101	$R_{054} \ R_{053} \ R_{052} \ R_{051} \ R_{050}$	6
0110	R ₀₆₄ R ₀₆₃ R ₀₆₂ R ₀₆₁ R ₀₆₀	7
0111	$R_{074} \ R_{073} \ R_{072} \ R_{071} \ R_{070}$	8
1000	R ₀₈₄ R ₀₈₃ R ₀₈₂ R ₀₈₁ R ₀₈₀	9
1001	R ₀₉₄ R ₀₉₃ R ₀₉₂ R ₀₉₁ R ₀₉₀	10
1010	$R_{104} \ R_{103} \ R_{102} \ R_{101} \ R_{100}$	11
1011	$R_{114} R_{113} R_{112} R_{111} R_{110}$	12
1100	$R_{124} R_{123} R_{122} R_{121} R_{120}$	13
1101	$R_{134} \ R_{133} \ R_{132} \ R_{131} \ R_{130}$	14
1110	$R_{144} R_{143} R_{142} R_{141} R_{140}$	15
1111	$R_{154} R_{153} R_{152} R_{151} R_{150}$	16

1715

1716

1717

Table 12 12-bit to 16-bit LUT Green Component Values

G input (4bit) 12 bit/pixel -mode 4,096 colors	G output (6bit) 16 bit/pixel -mode 65,536 colors	write_LUT Parameter
0000	$G_{005} G_{004} G_{003} G_{002} G_{001} G_{000}$	17
0001	$G_{015}G_{014}G_{013}G_{012}G_{011}G_{010}$	18
0010	$G_{025}G_{024}G_{023}G_{022}G_{021}G_{020}$	19
0011	$G_{035}G_{034}G_{033}G_{032}G_{031}G_{030}$	20
0100	$G_{045}G_{044}G_{043}G_{042}G_{041}G_{040}$	21
0101	$G_{055}G_{054}G_{053}G_{052}G_{051}G_{050}$	22
0110	$G_{065}G_{064}G_{063}G_{062}G_{061}G_{060}$	23
0111	$G_{075} G_{074} G_{073} G_{072} G_{071} G_{070}$	24
1000	$G_{085}G_{084}G_{083}G_{082}G_{081}G_{080}$	25
1001	$G_{095} G_{094} G_{093} G_{092} G_{091} G_{090}$	26
1010	$G_{105}G_{104}G_{103}G_{102}G_{101}G_{100}$	27
1011	$G_{115}G_{114}G_{113}G_{112}G_{111}G_{110}$	28
1100	$G_{125}G_{124}G_{123}G_{122}G_{121}G_{120}$	29
1101	$G_{135}G_{134}G_{133}G_{132}G_{131}G_{130}$	30
1110	$G_{145}G_{144}G_{143}G_{142}G_{141}G_{140}$	31
1111	$G_{155}G_{154}G_{153}G_{152}G_{151}G_{150}$	32

Table 13 12-bit to 16-bit LUT Blue Component Values

B input (4bit) 12 bit/pixel -mode 4,096 colors	B output (5bit) 16 bit/pixel -mode 65,536 colors	write_LUT Parameter
0000	B ₀₀₄ B ₀₀₃ B ₀₀₂ B ₀₀₁ B ₀₀₀	33
0001	$B_{014} B_{013} B_{012} B_{011} B_{010}$	34
0010	$B_{024} \ B_{023} \ B_{022} \ B_{021} \ B_{020}$	35
0011	$B_{034} \ B_{033} \ B_{032} \ B_{031} \ B_{030}$	36
0100	B ₀₄₄ B ₀₄₃ B ₀₄₂ B ₀₄₁ B ₀₄₀	37
0101	$B_{054} \ B_{053} \ B_{052} \ B_{051} \ B_{050}$	38
0110	B ₀₆₄ B ₀₆₃ B ₀₆₂ B ₀₆₁ B ₀₆₀	39
0111	$B_{074} \ B_{073} \ B_{072} \ B_{071} \ B_{070}$	40
1000	$B_{084} \ B_{083} \ B_{082} \ B_{081} \ B_{080}$	41
1001	B ₀₉₄ B ₀₉₃ B ₀₉₂ B ₀₉₁ B ₀₉₀	42
1010	$B_{104} \ B_{103} \ B_{102} \ B_{101} \ B_{100}$	43
1011	$B_{114}B_{113}B_{112}B_{111}B_{110}$	44
1100	$B_{124}B_{123}B_{122}B_{121}B_{120}$	45
1101	$B_{134}B_{133}B_{132}B_{131}B_{130}$	46
1110	B ₁₄₄ B ₁₄₃ B ₁₄₂ B ₁₄₁ B ₁₄₀	47
1111	$B_{154}B_{153}B_{152}B_{151}B_{150}$	48

1724 B.2 Color Depth Conversion LUT – 12-bit and 16-bit Colors to 18-bit Color 1725 Table 14 12-bit, 16-bit to 18-bit LUT Red Component Values

D 1 (47.10)	D	D 4 4/27.10	1
R input (4bit) 12 bit/pixel -mode	R input (5 bit) 16 bit/pixel -mode	R output (6bit) 18 bit/pixel -mode	wwite LUT
4,096 colors	65,536 colors	262,144 colors	write_LUT Parameter
0000	00000	R ₀₀₅ R ₀₀₄ R ₀₀₃ R ₀₀₂ R ₀₀₁ R ₀₀₀	1
0001	00001	R ₀₁₅ R ₀₁₄ R ₀₁₃ R ₀₁₂ R ₀₁₁ R ₀₁₀	2
0010	00010	R ₀₂₅ R ₀₂₄ R ₀₂₃ R ₀₂₂ R ₀₂₁ R ₀₂₀	3
0011	00011	$R_{035} \ R_{034} \ R_{033} \ R_{032} \ R_{031} \ R_{030}$	4
0100	00100	R ₀₄₅ R ₀₄₄ R ₀₄₃ R ₀₄₂ R ₀₄₁ R ₀₄₀	5
0101	00101	R ₀₅₅ R ₀₅₄ R ₀₅₃ R ₀₅₂ R ₀₅₁ R ₀₅₀	6
0110	00110	R ₀₆₅ R ₀₆₄ R ₀₆₃ R ₀₆₂ R ₀₆₁ R ₀₆₀	7
0111	00111	R ₀₇₅ R ₀₇₄ R ₀₇₃ R ₀₇₂ R ₀₇₁ R ₀₇₀	8
1000	01000	R ₀₈₅ R ₀₈₄ R ₀₈₃ R ₀₈₂ R ₀₈₁ R ₀₈₀	9
1001	01001	R ₀₉₅ R ₀₉₄ R ₀₉₃ R ₀₉₂ R ₀₉₁ R ₀₉₀	10
1010	01010	$R_{105} R_{104} R_{103} R_{102} R_{101} R_{100}$	11
1011	01011	$R_{115} R_{114} R_{113} R_{112} R_{111} R_{110}$	12
1100	01100	$R_{125} R_{124} R_{123} R_{122} R_{121} R_{120}$	13
1101	01101	$R_{135} R_{134} R_{133} R_{132} R_{131} R_{130}$	14
1110	01110	R ₁₄₅ R ₁₄₄ R ₁₄₃ R ₁₄₂ R ₁₄₁ R ₁₄₀	15
1111	01111	$R_{155} R_{154} R_{153} R_{152} R_{151} R_{150}$	16
No Input	10000	R ₁₆₅ R ₁₆₄ R ₁₆₃ R ₁₆₂ R ₁₆₁ R ₁₆₀	17
No Input	10001	$R_{175} R_{174} R_{173} R_{172} R_{171} R_{170}$	18
No Input	10010	$R_{185} R_{184} R_{183} R_{182} R_{181} R_{180}$	19
No Input	10011	$R_{195} R_{194} R_{193} R_{192} R_{191} R_{190}$	20
No Input	10100	R ₂₀₅ R ₂₀₄ R ₂₀₃ R ₂₀₂ R ₂₀₁ R ₂₀₀	21
No Input	10101	$R_{215} R_{214} R_{213} R_{212} R_{211} R_{210}$	22
No Input	10110	R ₂₂₅ R ₂₂₄ R ₂₂₃ R ₂₂₂ R ₂₂₁ R ₂₂₀	23
No Input	10111	R ₂₃₅ R ₂₃₄ R ₂₃₃ R ₂₃₂ R ₂₃₁ R ₂₃₀	24
No Input	11000	R ₂₄₅ R ₂₄₄ R ₂₄₃ R ₂₄₂ R ₂₄₁ R ₂₄₀	25
No Input	11001	R ₂₅₅ R ₂₅₄ R ₂₅₃ R ₂₅₂ R ₂₅₁ R ₂₅₀	26
No Input	11010	R ₂₆₅ R ₂₆₄ R ₂₆₃ R ₂₆₂ R ₂₆₁ R ₂₆₀	27
No Input	11011	R ₂₇₅ R ₂₇₄ R ₂₇₃ R ₂₇₂ R ₂₇₁ R ₂₇₀	28
No Input	11100	R ₂₈₅ R ₂₈₄ R ₂₈₃ R ₂₈₂ R ₂₈₁ R ₂₈₀	29
No Input	11101	R ₂₉₅ R ₂₉₄ R ₂₉₃ R ₂₉₂ R ₂₉₁ R ₂₉₀	30

R input (4bit) 12 bit/pixel -mode 4,096 colors	R input (5 bit) 16 bit/pixel -mode 65,536 colors	R output (6bit) 18 bit/pixel -mode 262,144 colors	write_LUT Parameter
No Input	11110	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	31
No Input	11111	$R_{315} R_{314} R_{313} R_{312} R_{311} R_{310}$	32

Table 15 12-bit, 16-bit to 18-bit LUT Green Component Values

G input (4bit) 12 bit/pixel -mode 4,096 colors	G input (6 bit) 16 bit/pixel -mode 65,536 colors	G output (6bit) 18 bit/pixel -mode 262,144 colors	write_LUT Parameter
0000	000000	G ₀₀₅ G ₀₀₄ G ₀₀₃ G ₀₀₂ G ₀₀₁ G ₀₀₀	33
0001	000001	$G_{015}G_{014}G_{013}G_{012}G_{011}G_{010}$	34
0010	000010	$G_{025} G_{024} G_{023} G_{022} G_{021} G_{020}$	35
0011	000011	$G_{035} G_{034} G_{033} G_{032} G_{031} G_{030}$	36
0100	000100	G ₀₄₅ G ₀₄₄ G ₀₄₃ G ₀₄₂ G ₀₄₁ G ₀₄₀	37
0101	000101	$G_{055} G_{054} G_{053} G_{052} G_{051} G_{050}$	38
0110	000110	G ₀₆₅ G ₀₆₄ G ₀₆₃ G ₀₆₂ G ₀₆₁ G ₀₆₀	39
0111	000111	$G_{075} G_{074} G_{073} G_{072} G_{071} G_{070}$	40
1000	001000	$G_{085} G_{084} G_{083} G_{082} G_{081} G_{080}$	41
1001	001001	G ₀₉₅ G ₀₉₄ G ₀₉₃ G ₀₉₂ G ₀₉₁ G ₀₉₀	42
1010	001010	$G_{105} G_{104} G_{103} G_{102} G_{101} G_{100}$	43
1011	001011	$G_{115}G_{114}G_{113}G_{112}G_{111}G_{110}$	44
1100	001100	$G_{125} G_{124} G_{123} G_{122} G_{121} G_{120}$	45
1101	001101	$G_{135}G_{134}G_{133}G_{132}G_{131}G_{130}$	46
1110	001110	G ₁₄₅ G ₁₄₄ G ₁₄₃ G ₁₄₂ G ₁₄₁ G ₁₄₀	47
1111	001111	$G_{155} G_{154} G_{153} G_{152} G_{151} G_{150}$	48
No Input	010000	$G_{165}G_{164}G_{163}G_{162}G_{161}G_{160}$	49
No Input	010001	$G_{175} G_{174} G_{173} G_{172} G_{171} G_{170}$	50
No Input	010010	$G_{185}G_{184}G_{183}G_{182}G_{181}G_{180}$	51
No Input	010011	$G_{195}G_{194}G_{193}G_{192}G_{191}G_{190}$	52
No Input	010100	$G_{205}G_{204}G_{203}G_{202}G_{201}G_{200}$	53
No Input	010101	$G_{215}G_{214}G_{213}G_{212}G_{211}G_{210}$	54
No Input	010110	G ₂₂₅ G ₂₂₄ G ₂₂₃ G ₂₂₂ G ₂₂₁ G ₂₂₀	55
No Input	010111	$G_{235}G_{234}G_{233}G_{232}G_{231}G_{230}$	56
No Input	011000	G ₂₄₅ G ₂₄₄ G ₂₄₃ G ₂₄₂ G ₂₄₁ G ₂₄₀	57
No Input	011001	G ₂₅₅ G ₂₅₄ G ₂₅₃ G ₂₅₂ G ₂₅₁ G ₂₅₀	58
No Input	011010	G ₂₆₅ G ₂₆₄ G ₂₆₃ G ₂₆₂ G ₂₆₁ G ₂₆₀	59
No Input	011011	G ₂₇₅ G ₂₇₄ G ₂₇₃ G ₂₇₂ G ₂₇₁ G ₂₇₀	60
No Input	011100	G ₂₈₅ G ₂₈₄ G ₂₈₃ G ₂₈₂ G ₂₈₁ G ₂₈₀	61
No Input	011101	G ₂₉₅ G ₂₉₄ G ₂₉₃ G ₂₉₂ G ₂₉₁ G ₂₉₀	62
No Input	011110	G ₃₀₅ G ₃₀₄ G ₃₀₃ G ₃₀₂ G ₃₀₁ G ₃₀₀	63
No Input	011111	$G_{315}G_{314}G_{313}G_{312}G_{311}G_{310}$	64

G input (4bit) 12 bit/pixel -mode 4,096 colors	G input (6 bit) 16 bit/pixel -mode 65,536 colors	G output (6bit) 18 bit/pixel -mode 262,144 colors	write_LUT Parameter
No Input	100000	G ₃₂₅ G ₃₂₄ G ₃₂₃ G ₃₂₂ G ₃₂₁ G ₃₂₀	65
No Input	100001	G ₃₃₅ G ₃₃₄ G ₃₃₃ G ₃₃₂ G ₃₃₁ G ₃₃₀	66
No Input	100010	G ₃₄₅ G ₃₄₄ G ₃₄₃ G ₃₄₂ G ₃₄₁ G ₃₄₀	67
No Input	100011	G ₃₅₅ G ₃₅₄ G ₃₅₃ G ₃₅₂ G ₃₅₁ G ₃₅₀	68
No Input	100100	G ₃₆₅ G ₃₆₄ G ₃₆₃ G ₃₆₂ G ₃₆₁ G ₃₆₀	69
No Input	100101	G ₃₇₅ G ₃₇₄ G ₃₇₃ G ₃₇₂ G ₃₇₁ G ₃₇₀	70
No Input	100110	G ₃₈₅ G ₃₈₄ G ₃₈₃ G ₃₈₂ G ₃₈₁ G ₃₈₀	71
No Input	100111	G ₃₉₅ G ₃₉₄ G ₃₉₃ G ₃₉₂ G ₃₉₁ G ₃₉₀	72
No Input	101000	G ₄₀₅ G ₄₀₄ G ₄₀₃ G ₄₀₂ G ₄₀₁ G ₄₀₀	73
No Input	101001	G ₄₁₅ G ₄₁₄ G ₄₁₃ G ₄₁₂ G ₄₁₁ G ₄₁₀	74
No Input	101010	G ₄₂₅ G ₄₂₄ G ₄₂₃ G ₄₂₂ G ₄₂₁ G ₄₂₀	75
No Input	101011	G ₄₃₅ G ₄₃₄ G ₄₃₃ G ₄₃₂ G ₄₃₁ G ₄₃₀	76
No Input	101100	G ₄₄₅ G ₄₄₄ G ₄₄₃ G ₄₄₂ G ₄₄₁ G ₄₄₀	77
No Input	101101	G ₄₅₅ G ₄₅₅ G ₄₅₃ G ₄₅₂ G ₄₅₁ G ₄₅₀	78
No Input	101110	G ₄₆₅ G ₄₆₄ G ₄₆₃ G ₄₆₂ G ₄₆₁ G ₄₆₀	79
No Input	101111	G ₄₇₅ G ₄₇₄ G ₄₇₃ G ₄₇₂ G ₄₇₁ G ₄₇₀	80
No Input	110000	G ₄₈₅ G ₄₈₄ G ₄₈₃ G ₄₈₂ G ₄₈₁ G ₄₈₀	81
No Input	110001	G ₄₉₅ G ₄₉₄ G ₄₉₃ G ₄₉₂ G ₄₉₁ G ₄₉₀	82
No Input	110010	$G_{505} G_{504} G_{503} G_{502} G_{501} G_{500}$	83
No Input	110011	$G_{515}G_{514}G_{513}G_{512}G_{511}G_{510}$	84
No Input	110100	$G_{525}G_{524}G_{523}G_{522}G_{521}G_{520}$	85
No Input	110101	$G_{535}G_{534}G_{533}G_{532}G_{531}G_{530}$	86
No Input	110110	G ₅₄₅ G ₅₄₄ G ₅₄₃ G ₅₄₂ G ₅₄₁ G ₅₄₀	87
No Input	110111	G ₅₅₅ G ₅₅₄ G ₅₅₃ G ₅₅₂ G ₅₅₁ G ₅₅₀	88
No Input	111000	G ₅₆₅ G ₅₆₄ G ₅₆₃ G ₅₆₂ G ₅₆₁ G ₅₆₀	89
No Input	111001	G ₅₇₅ G ₅₇₄ G ₅₇₃ G ₅₇₂ G ₅₇₁ G ₅₇₀	90
No Input	111010	G ₅₈₅ G ₅₈₄ G ₅₈₃ G ₅₈₂ G ₅₈₁ G ₅₈₀	91
No Input	111011	G ₅₉₅ G ₅₉₄ G ₅₉₃ G ₅₉₂ G ₅₉₁ G ₅₉₀	92
No Input	111100	G ₆₀₅ G ₆₀₄ G ₆₀₃ G ₆₀₂ G ₆₀₁ G ₆₀₀	93
No Input	111101	G ₆₁₅ G ₆₁₄ G ₆₁₃ G ₆₁₂ G ₆₁₁ G ₆₁₀	94
No Input	111110	G ₆₂₅ G ₆₂₄ G ₆₂₃ G ₆₂₂ G ₆₂₁ G ₆₂₀	95
No Input	111111	G ₆₃₅ G ₆₃₄ G ₆₃₃ G ₆₃₂ G ₆₃₁ G ₆₃₀	96

Table 16 12-bit, 16-bit to 18-bit LUT Blue Component Values

B input (4bit) 12 bit/pixel -mode 4,096 colors	B input (5 bit) 16 bit/pixel -mode 65,536 colors	B output (6bit) 18 bit/pixel -mode 262,144 colors	write_LUT Parameter
0000	00000	B ₀₀₅ B ₀₀₄ B ₀₀₃ B ₀₀₂ B ₀₀₁ B ₀₀₀	97
0001	00001	$B_{015} B_{014} B_{013} B_{012} B_{011} B_{010}$	98
0010	00010	$B_{025} \ B_{024} \ B_{023} \ B_{022} \ B_{021} \ B_{020}$	99
0011	00011	$B_{035} \ B_{034} \ B_{033} \ B_{032} \ B_{031} \ B_{030}$	100
0100	00100	$B_{045} \ B_{044} \ B_{043} \ B_{042} \ B_{041} \ B_{040}$	101
0101	00101	$B_{055} \ B_{054} \ B_{053} \ B_{052} \ B_{051} \ B_{050}$	102
0110	00110	B ₀₆₅ B ₀₆₄ B ₀₆₃ B ₀₆₂ B ₀₆₁ B ₀₆₀	103
0111	00111	$B_{075} \ B_{074} \ B_{073} \ B_{072} \ B_{071} \ B_{070}$	104
1000	01000	$B_{085} \ B_{084} \ B_{083} \ B_{082} \ B_{081} \ B_{080}$	105
1001	01001	B ₀₉₅ B ₀₉₄ B ₀₉₃ B ₀₉₂ B ₀₉₁ B ₀₉₀	106
1010	01010	$B_{105} \ B_{104} \ B_{103} \ B_{102} \ B_{101} \ B_{100}$	107
1011	01011	$B_{115}B_{114}B_{113}B_{112}B_{111}B_{110}$	108
1100	01100	$B_{125} B_{124} B_{123} B_{122} B_{121} B_{120}$	109
1101	01101	$B_{135} B_{134} B_{133} B_{132} B_{131} B_{130}$	110
1110	01110	$B_{145} B_{144} B_{143} B_{142} B_{141} B_{140}$	111
1111	01111	$B_{155} B_{154} B_{153} B_{152} B_{151} B_{150}$	112
No Input	10000	B ₁₆₅ B ₁₆₄ B ₁₆₃ B ₁₆₂ B ₁₆₁ B ₁₆₀	113
No Input	10001	$B_{175} B_{174} B_{173} B_{172} B_{171} B_{170}$	114
No Input	10010	$B_{185} B_{184} B_{183} B_{182} B_{181} B_{180}$	115
No Input	10011	B ₁₉₅ B ₁₉₄ B ₁₉₃ B ₁₉₂ B ₁₉₁ B ₁₉₀	116
No Input	10100	B ₂₀₅ B ₂₀₄ B ₂₀₃ B ₂₀₂ B ₂₀₁ B ₂₀₀	117
No Input	10101	$B_{215} B_{214} B_{213} B_{212} B_{211} B_{210}$	118
No Input	10110	$B_{225} \ B_{224} \ B_{223} \ B_{222} \ B_{221} \ B_{220}$	119
No Input	10111	B ₂₃₅ B ₂₃₄ B ₂₃₃ B ₂₃₂ B ₂₃₁ B ₂₃₀	120
No Input	11000	B ₂₄₅ B ₂₄₄ B ₂₄₃ B ₂₄₂ B ₂₄₁ B ₂₄₀	121
No Input	11001	B ₂₅₅ B ₂₅₄ B ₂₅₃ B ₂₅₂ B ₂₅₁ B ₂₅₀	122
No Input	11010	B ₂₆₅ B ₂₆₄ B ₂₆₃ B ₂₆₂ B ₂₆₁ B ₂₆₀	123
No Input	11011	B ₂₇₅ B ₂₇₄ B ₂₇₃ B ₂₇₂ B ₂₇₁ B ₂₇₀	124
No Input	11100	B ₂₈₅ B ₂₈₄ B ₂₈₃ B ₂₈₂ B ₂₈₁ B ₂₈₀	125
No Input	11101	B ₂₉₅ B ₂₉₄ B ₂₉₃ B ₂₉₂ B ₂₉₁ B ₂₉₀	126
No Input	11110	B ₃₀₅ B ₃₀₄ B ₃₀₃ B ₃₀₂ B ₃₀₁ B ₃₀₀	127
No Input	11111	$B_{315}B_{314}B_{313}B_{312}B_{311}B_{310}$	128

1732

1733

B.3 Color Depth Conversion LUT – 12-bit, 16-bit and 18-bit Colors to 24-bit Color

Table 17 12-bit, 16-bit and 18-bit Colors to 24-bit Color LUT Red Component Values

R input (4bit) 12 bit/pixel - mode 4,096 colors	R input (5 bit) 16 bit/pixel - mode 65,536 colors	R input (6 bit) 18 bit/pixel - mode 262,144 colors	R output (8bit) 24 bit/pixel -mode 16,777,216 colors	write_LUT Parameter
0000	00000	000000	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	1
0001	00001	000001	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	2
0010	00010	000010	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	3
0011	00011	000011	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	4
0100	00100	000100	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	5
0101	00101	000101	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	6
0110	00110	000110	R ₀₆₇ R ₀₆₆ R ₀₆₅ R ₀₆₄ R ₀₆₃ R ₀₆₂ R ₀₆₁ R ₀₆₀	7
0111	00111	000111	$R_{077} R_{076} R_{075} R_{074} R_{073} R_{072} R_{071} R_{070}$	8
1000	01000	001000	$R_{087}R_{086}R_{085}R_{084}R_{083}R_{082}R_{081}R_{080}$	9
1001	01001	001001	R ₀₉₇ R ₀₉₆ R ₀₉₅ R ₀₉₄ R ₀₉₃ R ₀₉₂ R ₀₉₁ R ₀₉₀	10
1010	01010	001010	$R_{107} R_{106} R_{105} R_{104} R_{103} R_{102} R_{101} R_{100}$	11
1011	01011	001011	$R_{117} R_{116} R_{115} R_{114} R_{113} R_{112} R_{111} R_{110}$	12
1100	01100	001100	$R_{127} R_{126} R_{125} R_{124} R_{123} R_{122} R_{121} R_{120}$	13
1101	01101	001101	$R_{137}R_{136}R_{135}R_{134}R_{133}R_{132}R_{131}R_{130}$	14
1110	01110	001110	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	15
1111	01111	001111	$R_{157} R_{156} R_{155} R_{154} R_{153} R_{152} R_{151} R_{150}$	16
No Input	10000	010000	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	17
No Input	10001	010001	$R_{177} R_{176} R_{175} R_{174} R_{173} R_{172} R_{171} R_{170}$	18
No Input	10010	010010	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	19
No Input	10011	010011	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	20
No Input	10100	010100	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	21
No Input	10101	010101	$R_{217} R_{216} R_{215} R_{214} R_{213} R_{212} R_{211} R_{210}$	22
No Input	10110	010110	$R_{227}R_{226}R_{225}R_{224}R_{223}R_{222}R_{221}R_{220}$	23
No Input	10111	010111	$R_{237}R_{236}R_{235}R_{234}R_{233}R_{232}R_{231}R_{230}$	24
No Input	11000	011000	$R_{247}R_{246}R_{245}R_{244}R_{243}R_{242}R_{241}R_{240}$	25
No Input	11001	011001	$R_{257}R_{256}R_{255}R_{254}R_{253}R_{252}R_{251}R_{250}$	26
No Input	11010	011010	$R_{267}R_{266}R_{265}R_{264}R_{263}R_{262}R_{261}R_{260}$	27
No Input	11011	011011	$R_{277} R_{276} R_{275} R_{274} R_{273} R_{272} R_{271} R_{270}$	28
No Input	11100	011100	$R_{287}R_{286}R_{285}R_{284}R_{283}R_{282}R_{281}R_{280}$	29

R input (4bit) 12 bit/pixel - mode 4,096 colors	R input (5 bit) 16 bit/pixel - mode 65,536 colors	R input (6 bit) 18 bit/pixel - mode 262,144 colors	R output (8bit) 24 bit/pixel -mode 16,777,216 colors	write_LUT Parameter
No Input	11101	011101	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	30
No Input	11110	011110	R ₃₀₇ R ₃₀₆ R ₃₀₅ R ₃₀₄ R ₃₀₃ R ₃₀₂ R ₃₀₁ R ₃₀₀	31
No Input	11111	011111	$R_{317}R_{316}R_{315}R_{314}R_{313}R_{312}R_{311}R_{310}$	32
No Input	No Input	100000	$R_{327}R_{326}R_{325}R_{324}R_{323}R_{322}R_{321}R_{320}$	33
No Input	No Input	100001	$R_{337}R_{336}R_{335}R_{334}R_{333}R_{332}R_{331}R_{330}$	34
No Input	No Input	100010	R ₃₄₇ R ₃₄₆ R ₃₄₅ R ₃₄₄ R ₃₄₃ R ₃₄₂ R ₃₄₁ R ₃₄₀	35
No Input	No Input	100011	$R_{357}R_{356}R_{355}R_{354}R_{353}R_{352}R_{351}R_{350}$	36
No Input	No Input	100100	R ₃₆₇ R ₃₆₆ R ₃₆₅ R ₃₆₄ R ₃₆₃ R ₃₆₂ R ₃₆₁ R ₃₆₀	37
No Input	No Input	100101	$R_{377}R_{376}R_{375}R_{374}R_{373}R_{372}R_{371}R_{370}$	38
No Input	No Input	100110	$R_{387}R_{386}R_{385}R_{384}R_{383}R_{382}R_{381}R_{380}$	39
No Input	No Input	100111	$R_{397}R_{396}R_{395}R_{394}R_{393}R_{392}R_{391}R_{390}$	40
No Input	No Input	101000	R ₄₀₇ R ₄₀₆ R ₄₀₅ R ₄₀₄ R ₄₀₃ R ₄₀₂ R ₄₀₁ R ₄₀₀	41
No Input	No Input	101001	$R_{417}R_{416}R_{415}R_{414}R_{413}R_{412}R_{411}R_{410}$	42
No Input	No Input	101010	R ₄₂₇ R ₄₂₆ R ₄₂₅ R ₄₂₄ R ₄₂₃ R ₄₂₂ R ₄₂₁ R ₄₂₀	43
No Input	No Input	101011	$R_{437}R_{436}R_{435}R_{434}R_{433}R_{432}R_{431}R_{430}$	44
No Input	No Input	101100	R ₄₄₇ R ₄₄₆ R ₄₄₅ R ₄₄₄ R ₄₄₃ R ₄₄₂ R ₄₄₁ R ₄₄₀	45
No Input	No Input	101101	R ₄₅₇ R ₄₅₆ R ₄₅₅ R ₄₅₄ R ₄₅₃ R ₄₅₂ R ₄₅₁ R ₄₅₀	46
No Input	No Input	101110	R ₄₆₇ R ₄₆₆ R ₄₆₅ R ₄₆₄ R ₄₆₃ R ₄₆₂ R ₄₆₁ R ₄₆₀	47
No Input	No Input	101111	$R_{477} R_{476} R_{475} R_{474} R_{473} R_{472} R_{471} R_{470}$	48
No Input	No Input	110000	R ₄₈₇ R ₄₈₆ R ₄₈₅ R ₄₈₄ R ₄₈₃ R ₄₈₂ R ₄₈₁ R ₄₈₀	49
No Input	No Input	110001	R ₄₉₇ R ₄₉₆ R ₄₉₅ R ₄₉₄ R ₄₉₃ R ₄₉₂ R ₄₉₁ R ₄₉₀	50
No Input	No Input	110010	R ₅₀₇ R ₅₀₆ R ₅₀₅ R ₅₀₄ R ₅₀₃ R ₅₀₂ R ₅₀₁ R ₅₀₀	51
No Input	No Input	110011	$R_{517}R_{516}R_{515}R_{514}R_{513}R_{512}R_{511}R_{510}$	52
No Input	No Input	110100	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	53
No Input	No Input	110101	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	54
No Input	No Input	110110	R ₅₄₇ R ₅₄₆ R ₅₄₅ R ₅₄₄ R ₅₄₃ R ₅₄₂ R ₅₄₁ R ₅₄₀	55
No Input	No Input	110111	R ₅₅₇ R ₅₅₆ R ₅₅₅ R ₅₅₄ R ₅₅₃ R ₅₅₂ R ₅₅₁ R ₅₅₀	56
No Input	No Input	111000	R ₅₆₇ R ₅₆₆ R ₅₆₅ R ₅₆₄ R ₅₆₃ R ₅₆₂ R ₅₆₁ R ₅₆₀	57
No Input	No Input	111001	$R_{577} R_{576} R_{575} R_{574} R_{573} R_{572} R_{571} R_{570}$	58
No Input	No Input	111010	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	59
No Input	No Input	111011	R ₅₉₇ R ₅₉₆ R ₅₉₅ R ₅₉₄ R ₅₉₃ R ₅₉₂ R ₅₉₁ R ₅₉₀	60
No Input	No Input	111100	R ₆₀₇ R ₆₀₆ R ₆₀₅ R ₆₀₄ R ₆₀₃ R ₆₀₂ R ₆₀₁ R ₆₀₀	61

R input (4bit) 12 bit/pixel - mode 4,096 colors	R input (5 bit) 16 bit/pixel - mode 65,536 colors	R input (6 bit) 18 bit/pixel - mode 262,144 colors	R output (8bit) 24 bit/pixel -mode 16,777,216 colors	write_LUT Parameter
No Input	No Input	111101	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	62
No Input	No Input	111110	R ₆₂₇ R ₆₂₆ R ₆₂₅ R ₆₂₄ R ₆₂₃ R ₆₂₂ R ₆₂₁ R ₆₂₀	63
No Input	No Input	111111	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	64

1735 Table 18 12-bit, 16-bit and 18-bit Colors to 24-bit Color LUT Green Component Values

G input (4bit) 12 bit/pixel - mode 4,096 colors	G input (6 bit) 16 bit/pixel - mode 65,536 colors	G input (6 bit) 18 bit/pixel - mode 262,144 colors	G output (8bit) 24 bit/pixel -mode 16,777,216 colors	write_LUT Parameter
0000	000000	000000	$G_{007}G_{006}G_{005}G_{004}G_{003}G_{002}G_{001}G_{000}$	65
0001	000001	000001	$G_{017}G_{016}G_{015}G_{014}G_{013}G_{012}G_{011}G_{010}$	66
0010	000010	000010	$G_{027}G_{026}G_{025}G_{024}G_{023}G_{022}G_{021}G_{020}$	67
0011	000011	000011	$G_{037}G_{036}G_{035}G_{034}G_{033}G_{032}G_{031}G_{030}$	68
0100	000100	000100	$G_{047}G_{046}G_{045}G_{044}G_{043}G_{042}G_{041}G_{040}$	69
0101	000101	000101	$G_{057}G_{056}G_{055}G_{054}G_{053}G_{052}G_{051}G_{050}$	70
0110	000110	000110	$G_{067}G_{066}G_{065}G_{064}G_{063}G_{062}G_{061}G_{060}$	71
0111	000111	000111	$G_{077} G_{076} G_{075} G_{074} G_{073} G_{072} G_{071} G_{070}$	72
1000	001000	001000	$G_{087}G_{086}G_{085}G_{084}G_{083}G_{082}G_{081}G_{080}$	73
1001	001001	001001	$G_{097} G_{096} G_{095} G_{094} G_{093} G_{092} G_{091} G_{090}$	74
1010	001010	001010	$G_{107}G_{106}G_{105}G_{104}G_{103}G_{102}G_{101}G_{100}$	75
1011	001011	001011	$G_{117}G_{116}G_{115}G_{114}G_{113}G_{112}G_{111}G_{110}$	76
1100	001100	001100	$G_{127}G_{126}G_{125}G_{124}G_{123}G_{122}G_{121}G_{120}$	77
1101	001101	001101	$G_{137}G_{136}G_{135}G_{134}G_{133}G_{132}G_{131}G_{130}$	78
1110	001110	001110	$G_{147}G_{146}G_{145}G_{144}G_{143}G_{142}G_{141}G_{140}$	79
1111	001111	001111	$G_{157}G_{156}G_{155}G_{154}G_{153}G_{152}G_{151}G_{150}$	80
No Input	010000	010000	$G_{167}G_{166}G_{165}G_{164}G_{163}G_{162}G_{161}G_{160}$	81
No Input	010001	010001	$G_{177} G_{176} G_{175} G_{174} G_{173} G_{172} G_{171} G_{170}$	82
No Input	010010	010010	$G_{187}G_{186}G_{185}G_{184}G_{183}G_{182}G_{181}G_{180}$	83
No Input	010011	010011	$G_{197}G_{196}G_{195}G_{194}G_{193}G_{192}G_{191}G_{190}$	84
No Input	010100	010100	$G_{207}G_{206}G_{205}G_{204}G_{203}G_{202}G_{201}G_{200}$	85
No Input	010101	010101	$G_{217} G_{216} G_{215} G_{214} G_{213} G_{212} G_{211} G_{210}$	86
No Input	010110	010110	$G_{227} G_{226} G_{225} G_{224} G_{223} G_{222} G_{221} G_{220}$	87
No Input	010111	010111	$G_{237}G_{236}G_{235}G_{234}G_{233}G_{232}G_{231}G_{230}$	88
No Input	011000	011000	$G_{247}G_{246}G_{245}G_{244}G_{243}G_{242}G_{241}G_{240}$	89
No Input	011001	011001	$G_{257}G_{256}G_{255}G_{254}G_{253}G_{252}G_{251}G_{250}$	90
No Input	011010	011010	$G_{267}G_{266}G_{265}G_{264}G_{263}G_{262}G_{261}G_{260}$	91
No Input	011011	011011	$G_{277}G_{276}G_{275}G_{274}G_{273}G_{272}G_{271}G_{270}$	92
No Input	011100	011100	$G_{287}G_{286}G_{285}G_{284}G_{283}G_{282}G_{281}G_{280}$	93
No Input	011101	011101	$G_{297}G_{296}G_{295}G_{294}G_{293}G_{292}G_{291}G_{290}$	94
No Input	011110	011110	$G_{307} G_{306} G_{305} G_{304} G_{303} G_{302} G_{301} G_{300}$	95

G input (4bit) 12 bit/pixel - mode 4,096 colors	G input (6 bit) 16 bit/pixel - mode 65,536 colors	G input (6 bit) 18 bit/pixel - mode 262,144 colors	G output (8bit) 24 bit/pixel -mode 16,777,216 colors	write_LUT Parameter
No Input	011111	011111	$G_{317} G_{316} G_{315} G_{314} G_{313} G_{312} G_{311} G_{310}$	96
No Input	100000	100000	$G_{327}G_{326}G_{325}G_{324}G_{323}G_{322}G_{321}G_{320}$	97
No Input	100001	100001	$G_{337}G_{336}G_{335}G_{334}G_{333}G_{332}G_{331}G_{330}$	98
No Input	100010	100010	$G_{347}G_{346}G_{345}G_{344}G_{343}G_{342}G_{341}G_{340}$	99
No Input	100011	100011	$G_{357}G_{356}G_{355}G_{354}G_{353}G_{352}G_{351}G_{350}$	100
No Input	100100	100100	$G_{367}G_{366}G_{365}G_{364}G_{363}G_{362}G_{361}G_{360}$	101
No Input	100101	100101	$G_{377} G_{376} G_{375} G_{374} G_{373} G_{372} G_{371} G_{370}$	102
No Input	100110	100110	$G_{387}G_{386}G_{385}G_{384}G_{383}G_{382}G_{381}G_{380}$	103
No Input	100111	100111	$G_{397}G_{396}G_{395}G_{394}G_{393}G_{392}G_{391}G_{390}$	104
No Input	101000	101000	$G_{407}G_{406}G_{405}G_{404}G_{403}G_{402}G_{401}G_{400}$	105
No Input	101001	101001	$G_{417}G_{416}G_{415}G_{414}G_{413}G_{412}G_{411}G_{410}$	106
No Input	101010	101010	$G_{427}G_{426}G_{425}G_{424}G_{423}G_{422}G_{421}G_{420}$	107
No Input	101011	101011	$G_{437}G_{436}G_{435}G_{434}G_{433}G_{432}G_{431}G_{430}$	108
No Input	101100	101100	$G_{447}G_{446}G_{445}G_{444}G_{443}G_{442}G_{441}G_{440}$	109
No Input	101101	101101	$G_{457}G_{456}G_{455}G_{454}G_{453}G_{452}G_{451}G_{450}$	110
No Input	101110	101110	$G_{467}G_{466}G_{465}G_{464}G_{463}G_{462}G_{461}G_{460}$	111
No Input	101111	101111	$G_{477} G_{476} G_{475} G_{474} G_{473} G_{472} G_{471} G_{470}$	112
No Input	110000	110000	$G_{487}G_{486}G_{485}G_{484}G_{483}G_{482}G_{481}G_{480}$	113
No Input	110001	110001	$G_{497} G_{496} G_{495} G_{494} G_{493} G_{492} G_{491} G_{490}$	114
No Input	110010	110010	$G_{507}G_{506}G_{505}G_{504}G_{503}G_{502}G_{501}G_{500}$	115
No Input	110011	110011	$G_{517}G_{516}G_{515}G_{514}G_{513}G_{512}G_{511}G_{510}$	116
No Input	110100	110100	$G_{527}G_{526}G_{525}G_{524}G_{523}G_{522}G_{521}G_{520}$	117
No Input	110101	110101	$G_{537}G_{536}G_{535}G_{534}G_{533}G_{532}G_{531}G_{530}$	118
No Input	110110	110110	$G_{547} G_{546} G_{545} G_{544} G_{543} G_{542} G_{541} G_{540}$	119
No Input	110111	110111	$G_{557} G_{556} G_{555} G_{554} G_{553} G_{552} G_{551} G_{550}$	120
No Input	111000	111000	$G_{567}G_{566}G_{565}G_{564}G_{563}G_{562}G_{561}G_{560}$	121
No Input	111001	111001	$G_{577}G_{576}G_{575}G_{574}G_{573}G_{572}G_{571}G_{570}$	122
No Input	111010	111010	$G_{587}G_{586}G_{585}G_{584}G_{583}G_{582}G_{581}G_{580}$	123
No Input	111011	111011	$G_{597} G_{596} G_{595} G_{594} G_{593} G_{592} G_{591} G_{590}$	124
No Input	111100	111100	$G_{607} G_{606} G_{605} G_{604} G_{603} G_{602} G_{601} G_{600}$	125
No Input	111101	111101	$G_{617}G_{616}G_{615}G_{614}G_{613}G_{612}G_{611}G_{610}$	126
No Input	111110	111110	$G_{627} G_{626} G_{625} G_{624} G_{623} G_{622} G_{621} G_{620}$	127

G input (4bit) 12 bit/pixel - mode 4,096 colors	G input (6 bit) 16 bit/pixel - mode 65,536 colors	G input (6 bit) 18 bit/pixel - mode 262,144 colors	G output (8bit) 24 bit/pixel -mode 16,777,216 colors	write_LUT Parameter
No Input	111111	111111	$G_{637}G_{636}G_{635}G_{634}G_{633}G_{632}G_{631}G_{630}$	128

1737 Table 19 12-bit, 16-bit and 18-bit Colors to 24-bit Color LUT Blue Component Values

B input (4bit) 12 bit/pixel -	B input (5 bit) 16 bit/pixel -	B input (6 bit) 18 bit/pixel -	B output (8bit)	
mode 4,096 colors	mode 65,536 colors	mode 262,144 colors	24 bit/pixel -mode 16,777,216 colors	write_LUT Parameter
0000	00000	000000	B ₀₀₇ B ₀₀₆ B ₀₀₅ B ₀₀₄ B ₀₀₃ B ₀₀₂ B ₀₀₁ B ₀₀₀	129
0001	00001	000001	B ₀₁₇ B ₀₁₆ B ₀₁₅ B ₀₁₄ B ₀₁₃ B ₀₁₂ B ₀₁₁ B ₀₁₀	130
0010	00010	000010	B ₀₂₇ B ₀₂₆ B ₀₂₅ B ₀₂₄ B ₀₂₃ B ₀₂₂ B ₀₂₁ B ₀₂₀	131
0011	00011	000011	B ₀₃₇ B ₀₃₆ B ₀₃₅ B ₀₃₄ B ₀₃₃ B ₀₃₂ B ₀₃₁ B ₀₃₀	132
0100	00100	000100	B ₀₄₇ B ₀₄₆ B ₀₄₅ B ₀₄₄ B ₀₄₃ B ₀₄₂ B ₀₄₁ B ₀₄₀	133
0101	00101	000101	$B_{057}B_{056}B_{055}B_{054}B_{053}B_{052}B_{051}B_{050}$	134
0110	00110	000110	B ₀₆₇ B ₀₆₆ B ₀₆₅ B ₀₆₄ B ₀₆₃ B ₀₆₂ B ₀₆₁ B ₀₆₀	135
0111	00111	000111	$B_{077}B_{076}B_{075}B_{074}B_{073}B_{072}B_{071}B_{070}$	136
1000	01000	001000	$B_{087}B_{086}B_{085}B_{084}B_{083}B_{082}B_{081}B_{080}$	137
1001	01001	001001	B ₀₉₇ B ₀₉₆ B ₀₉₅ B ₀₉₄ B ₀₉₃ B ₀₉₂ B ₀₉₁ B ₀₉₀	138
1010	01010	001010	$B_{107}B_{106}B_{105}B_{104}B_{103}B_{102}B_{101}B_{100}$	139
1011	01011	001011	$B_{117}B_{116}B_{115}B_{114}B_{113}B_{112}B_{111}B_{110}$	140
1100	01100	001100	$B_{127}B_{126}B_{125}B_{124}B_{123}B_{122}B_{121}B_{120}$	141
1101	01101	001101	$B_{137}B_{136}B_{135}B_{134}B_{133}B_{132}B_{131}B_{130}$	142
1110	01110	001110	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	143
1111	01111	001111	$B_{157} B_{156} B_{155} B_{154} B_{153} B_{152} B_{151} B_{150}$	144
No Input	10000	010000	$B_{167}B_{166}B_{165}B_{164}B_{163}B_{162}B_{161}B_{160}$	145
No Input	10001	010001	$B_{177} B_{176} B_{175} B_{174} B_{173} B_{172} B_{171} B_{170}$	146
No Input	10010	010010	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	147
No Input	10011	010011	$B_{197} B_{196} B_{195} B_{194} B_{193} B_{192} B_{191} B_{190}$	148
No Input	10100	010100	B ₂₀₇ B ₂₀₆ B ₂₀₅ B ₂₀₄ B ₂₀₃ B ₂₀₂ B ₂₀₁ B ₂₀₀	149
No Input	10101	010101	$B_{217} B_{216} B_{215} B_{214} B_{213} B_{212} B_{211} B_{210}$	150
No Input	10110	010110	B ₂₂₇ B ₂₂₆ B ₂₂₅ B ₂₂₄ B ₂₂₃ B ₂₂₂ B ₂₂₁ B ₂₂₀	151
No Input	10111	010111	$B_{237} B_{236} B_{235} B_{234} B_{233} B_{232} B_{231} B_{230}$	152
No Input	11000	011000	B ₂₄₇ B ₂₄₆ B ₂₄₅ B ₂₄₄ B ₂₄₃ B ₂₄₂ B ₂₄₁ B ₂₄₀	153
No Input	11001	011001	$B_{257}B_{256}B_{255}B_{254}B_{253}B_{252}B_{251}B_{250}$	154
No Input	11010	011010	$B_{267} B_{266} B_{265} B_{264} B_{263} B_{262} B_{261} B_{260}$	155
No Input	11011	011011	$B_{277} B_{276} B_{275} B_{274} B_{273} B_{272} B_{271} B_{270}$	156
No Input	11100	011100	$B_{287}B_{286}B_{285}B_{284}B_{283}B_{282}B_{281}B_{280}$	157
No Input	11101	011101	B ₂₉₇ B ₂₉₆ B ₂₉₅ B ₂₉₄ B ₂₉₃ B ₂₉₂ B ₂₉₁ B ₂₉₀	158
No Input	11110	011110	$B_{307} B_{306} B_{305} B_{304} B_{303} B_{302} B_{301} B_{300}$	159

B input (4bit) 12 bit/pixel - mode 4,096 colors	B input (5 bit) 16 bit/pixel - mode 65,536 colors	B input (6 bit) 18 bit/pixel - mode 262,144 colors	B output (8bit) 24 bit/pixel -mode 16,777,216 colors	write_LUT Parameter
No Input	11111	011111	$B_{317}B_{316}B_{315}B_{314}B_{313}B_{312}B_{311}B_{310}$	160
No Input	No Input	100000	$B_{327}B_{326}B_{325}B_{324}B_{323}B_{322}B_{321}B_{320}$	161
No Input	No Input	100001	$B_{337}B_{336}B_{335}B_{334}B_{333}B_{332}B_{331}B_{330}$	162
No Input	No Input	100010	B ₃₄₇ B ₃₄₆ B ₃₄₅ B ₃₄₄ B ₃₄₃ B ₃₄₂ B ₃₄₁ B ₃₄₀	163
No Input	No Input	100011	B ₃₅₇ B ₃₅₆ B ₃₅₅ B ₃₅₄ B ₃₅₃ B ₃₅₂ B ₃₅₁ B ₃₅₀	164
No Input	No Input	100100	B ₃₆₇ B ₃₆₆ B ₃₆₅ B ₃₆₄ B ₃₆₃ B ₃₆₂ B ₃₆₁ B ₃₆₀	165
No Input	No Input	100101	B ₃₇₇ B ₃₇₆ B ₃₇₅ B ₃₇₄ B ₃₇₃ B ₃₇₂ B ₃₇₁ B ₃₇₀	166
No Input	No Input	100110	B ₃₈₇ B ₃₈₆ B ₃₈₅ B ₃₈₄ B ₃₈₃ B ₃₈₂ B ₃₈₁ B ₃₈₀	167
No Input	No Input	100111	B ₃₉₇ B ₃₉₆ B ₃₉₅ B ₃₉₄ B ₃₉₃ B ₃₉₂ B ₃₉₁ B ₃₉₀	168
No Input	No Input	101000	B ₄₀₇ B ₄₀₆ B ₄₀₅ B ₄₀₄ B ₄₀₃ B ₄₀₂ B ₄₀₁ B ₄₀₀	169
No Input	No Input	101001	B ₄₁₇ B ₄₁₆ B ₄₁₅ B ₄₁₄ B ₄₁₃ B ₄₁₂ B ₄₁₁ B ₄₁₀	170
No Input	No Input	101010	B ₄₂₇ B ₄₂₆ B ₄₂₅ B ₄₂₄ B ₄₂₃ B ₄₂₂ B ₄₂₁ B ₄₂₀	171
No Input	No Input	101011	B ₄₃₇ B ₄₃₆ B ₄₃₅ B ₄₃₄ B ₄₃₃ B ₄₃₂ B ₄₃₁ B ₄₃₀	172
No Input	No Input	101100	B ₄₄₇ B ₄₄₆ B ₄₄₅ B ₄₄₄ B ₄₄₃ B ₄₄₂ B ₄₄₁ B ₄₄₀	173
No Input	No Input	101101	B ₄₅₇ B ₄₅₆ B ₄₅₅ B ₄₅₄ B ₄₅₃ B ₄₅₂ B ₄₅₁ B ₄₅₀	174
No Input	No Input	101110	B ₄₆₇ B ₄₆₆ B ₄₆₅ B ₄₆₄ B ₄₆₃ B ₄₆₂ B ₄₆₁ B ₄₆₀	175
No Input	No Input	101111	B ₄₇₇ B ₄₇₆ B ₄₇₅ B ₄₇₄ B ₄₇₃ B ₄₇₂ B ₄₇₁ B ₄₇₀	176
No Input	No Input	110000	B ₄₈₇ B ₄₈₆ B ₄₈₅ B ₄₈₄ B ₄₈₃ B ₄₈₂ B ₄₈₁ B ₄₈₀	177
No Input	No Input	110001	B ₄₉₇ B ₄₉₆ B ₄₉₅ B ₄₉₄ B ₄₉₃ B ₄₉₂ B ₄₉₁ B ₄₉₀	178
No Input	No Input	110010	B ₅₀₇ B ₅₀₆ B ₅₀₅ B ₅₀₄ B ₅₀₃ B ₅₀₂ B ₅₀₁ B ₅₀₀	179
No Input	No Input	110011	$B_{517}B_{516}B_{515}B_{514}B_{513}B_{512}B_{511}B_{510}$	180
No Input	No Input	110100	B ₅₂₇ B ₅₂₆ B ₅₂₅ B ₅₂₄ B ₅₂₃ B ₅₂₂ B ₅₂₁ B ₅₂₀	181
No Input	No Input	110101	B ₅₃₇ B ₅₃₆ B ₅₃₅ B ₅₃₄ B ₅₃₃ B ₅₃₂ B ₅₃₁ B ₅₃₀	182
No Input	No Input	110110	B ₅₄₇ B ₅₄₆ B ₅₄₅ B ₅₄₄ B ₅₄₃ B ₅₄₂ B ₅₄₁ B ₅₄₀	183
No Input	No Input	110111	B ₅₅₇ B ₅₅₆ B ₅₅₅ B ₅₅₄ B ₅₅₃ B ₅₅₂ B ₅₅₁ B ₅₅₀	184
No Input	No Input	111000	B ₅₆₇ B ₅₆₆ B ₅₆₅ B ₅₆₄ B ₅₆₃ B ₅₆₂ B ₅₆₁ B ₅₆₀	185
No Input	No Input	111001	B ₅₇₇ B ₅₇₆ B ₅₇₅ B ₅₇₄ B ₅₇₃ B ₅₇₂ B ₅₇₁ B ₅₇₀	186
No Input	No Input	111010	B ₅₈₇ B ₅₈₆ B ₅₈₅ B ₅₈₄ B ₅₈₃ B ₅₈₂ B ₅₈₁ B ₅₈₀	187
No Input	No Input	111011	B ₅₉₇ B ₅₉₆ B ₅₉₅ B ₅₉₄ B ₅₉₃ B ₅₉₂ B ₅₉₁ B ₅₉₀	188
No Input	No Input	111100	B ₆₀₇ B ₆₀₆ B ₆₀₅ B ₆₀₄ B ₆₀₃ B ₆₀₂ B ₆₀₁ B ₆₀₀	189
No Input	No Input	111101	B ₆₁₇ B ₆₁₆ B ₆₁₅ B ₆₁₄ B ₆₁₃ B ₆₁₂ B ₆₁₁ B ₆₁₀	190
No Input	No Input	111110	B ₆₂₇ B ₆₂₆ B ₆₂₅ B ₆₂₄ B ₆₂₃ B ₆₂₂ B ₆₂₁ B ₆₂₀	191

B input (4bit) 12 bit/pixel - mode 4,096 colors	B input (5 bit) 16 bit/pixel - mode 65,536 colors	B input (6 bit) 18 bit/pixel - mode 262,144 colors	B output (8bit) 24 bit/pixel -mode 16,777,216 colors	write_LUT Parameter
No Input	No Input	111111	B ₆₃₇ B ₆₃₆ B ₆₃₅ B ₆₃₄ B ₆₃₃ B ₆₃₂ B ₆₃₁ B ₆₃₀	192