
Driving an LCD display over SPI

10.10.2016




Programming Microcontrollers

C:\Keil_v5\ARM\PACK\Keil\STM32F1xx_DFP\1.1.0\Device\Include\stm32f10x.h

Why drive a display?




full sunlight



- a small embedded controller has no intrinsic display capabilities
- a display might be useful during development and debugging

mbed 016-01 application shield by Keil




Interfaced with Arduino Uno
PinOut



RGB LED

Common Anode!

LED: R G


Cree® PLCC4 3-in-1 SMD LED
CLV1A-FKB

LED	R	G	B
Shield:	D5	D9	D8
Port	PA9	PC7	PB4





!! LED R does not work on NUCLEO STM32F103, electrically ok !!

→ Analyse hardware signals, both digital and analog !




User button on PC13 Nucleo




Locate LCD pins



Schematics of Board MBED-016.1




Arduino R3-pins



NUCLEO-64 pins

		1/	
A2	PA4	20	PA3/SAR_VREF+
D13	PA5	21	PA4
D12	PA6	22	PA5
D11	PA7	23	PA6
D7	PA8	41	PA7
D8	PA9	42	PA8
D2	PA10	43	PA9
D11	PA11	44	PA10

Connections to LCD (display data sheet)



A0 = high, display data
A0 = low, command data

Display Controller pin functions

(ST7565 page 9/56)



ST7565

System Bus Connection Pins

Pin Name	I/O	Function	No. of Pins
D5 to D0 D6 (SCL) D7 (SI)	I/O	This is an 8-bit bi-directional data bus that connects to an 8-bit or 16-bit standard MPU data bus. When the serial interface is selected (P/S = "L") : D7 : serial data input (SI) ; D6 : the serial clock input (SCL). D0 to D5 are set to high impedance. When the chip select is not active, D0 to D7 are set to high impedance.	8
A0	I	This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or a command. A0 = "H": Indicates that D0 to D7 are display data. A0 = "L": Indicates that D0 to D7 are control data.	1
RES	I	When /RES is set to "L," the settings are initialized. The reset operation is performed by the /RES signal level.	1
CS1 CS2	I	This is the chip select signal. When /CS1 = "L" and CS2 = "H," then the chip select becomes active, and data/command I/O is enabled.	2

Configuration of SPI pins (uC datasheet)



STM32F103x8, STM32F103xB

Pinouts and pin description

Table 5. Medium-density STM32F103xx pin definitions (continued)

Pins							Pin name	Type ⁽¹⁾	I / O Level ⁽²⁾	Main function ⁽³⁾ (after reset)	Alternate functions ⁽⁴⁾	
LFBGA100	UFBG100	LQFP48/UFQFPN48	TFBGA64	LQFP64	LQFP100	VFQFPN36					Default	Remap
G3	M3	14	H3	20	29	11	PA4	I/O		PA4	SPI1_NSS ⁽⁸⁾ / USART2_CK ⁽⁸⁾ / ADC12_IN4	
H3	K4	15	F4	21	30	12	PA5	I/O		PA5	SPI1_SCK ⁽⁸⁾ / ADC12_IN5	
J3	L4	16	G4	22	31	13	PA6	I/O		PA6	SPI1_MISO ⁽⁸⁾ / ADC12_IN6/ TIM3_CH1 ⁽⁸⁾	TIM1_BKIN
K3	M4	17	H4	23	32	14	PA7	I/O		PA7	SPI1_MOSI ⁽⁸⁾ / ADC12_IN7/ TIM3_CH2 ⁽⁸⁾	TIM1_CH1N
G4	K5	-	H5	24	33		PC4	I/O		PC4	ADC12_IN14	

SPI Configuration (1)

STM32Fx (stm32f10x_spi.h)



SPI_InitStructure.

SPI_Direction

SPI_Mode

SPI_DataSize

SPI_CPOL

SPI_CPHA

SPI_NSS

SPI_BaudRatePrescaler

SPI_FirstBit

SPI_CRCPolynomial

SPI_Direction_2Lines_FullDuplex

SPI_Direction_2Lines_RxOnly

SPI_Direction_1Line_Rx

SPI_Direction_1Line_Tx

SPI_Mode_Master

SPI_Mode_Slave

SPI_DataSize_16b

SPI_DataSize_8b

SPI_CPOL_Low

SPI_CPOL_High

Clock polarity

SPI_CPHA_1Edge

SPI_CPHA_2Edge

Clock phase

SPI_NSS_Soft

SPI_NSS_Hard

Not Slave Select

SPI_FirstBit_MSB

SPI_FirstBit_LSB

msb: most significant bit

7

SPI_BaudRatePrescaler_2

SPI_BaudRatePrescaler_4

SPI_BaudRatePrescaler_8

SPI_BaudRatePrescaler_16

SPI_BaudRatePrescaler_32

SPI_BaudRatePrescaler_64


SPI_BaudRatePrescaler_128

SPI_BaudRatePrescaler_256

LCD timing diagram



The 4-line SPI Interface



ST7565 Serial interface

figure 1 page 13/56



The Serial Interface

When the serial interface has been selected (P/S = "L") then when the chip is in active state (/CS1 = "L" and CS2 = "H") the serial data input (SI) and the serial clock input (SCL) can be received. The serial data is read from the serial data input pin in the rising edge of the serial clocks D7, D6 through D0, in this order. This data is converted to 8 bits parallel data in the rising edge of the eighth serial clock for the processing.

The A0 input is used to determine whether or the serial data input is display data or command data; when A0 = "H", the data is display data, and when A0 = "L" then the data is command data. The A0 input is read and used for detection every 8th rising edge of the serial clock after the chip becomes active. Figure 1 is a serial interface signal chart.






Figure 1

SPI1 is on which Peripheral bus?




→ Datasheet of STM32F103

...running at ?? MHz



datasheet
STM32F103
Clock tree

SPI block diagram



ai14744

Setup of GPIO PA5 und PA7 as SPI



General Purpose I/O A (GPIOA)

Pin	CNF
PA.4	Floating Input
PA.5	Alternate output Push-pull
PA.6	GP output push-pull
PA.7	Alternate output Push-pull
PA.8	GP output push-pull
PA.9	Floating Input
PA.10	Floating Input
PA.11	Floating Input

Selected Port Pin Configuration

MODE: 2: Output (2 MHz) CNF: 2: Alternate output Push-pull

Configuration & Mode Settings

GPIOA_CRH: 0x88844443 GPIOA_CRL: 0xA3A44440

GPIOA

GPIOA_IDR: 0x0000DECC

GPIOA_ODR: 0x0000A040

GPIOA_LCKR: 0x00000000

Settings: Clock Enabled


Äquivalente Systemviewerdarstellung

GPIOA


Property	Value
CNF3	0x01
MODE4	0x00
CNF4	0x01
MODE5	0x02
CNF5	0x02
MODE6	0x03
CNF6	0x00
MODE7	0x02
CNF7	0x02
CRH	0x88844443
IDR	0x0000DECC

MODE5
[Bits 21..20] RW (@ 0x40010800) Port n.5 mode bits


If Keil uVision does not simulate the peripherals in STM32F103RB chip:



Debugging with standard Cortex-M3 Systemviewer:



Debugging peripherals in detail using STM32F10x uC:



*.uvprojx file content:


```

110:      <DllOption>
111:      <SimDllName>SARMCM3.DLL</SimDllName>
112:      <SimDllArguments> -REMAP</SimDllArguments>
113:      <SimDlgDll>DCM.DLL</SimDlgDll>
114:      <SimDlgDllArguments>-pCM3</SimDlgDllArguments>
115:      <TargetDllName>SARMCM3.DLL</TargetDllName>
116:      <TargetDllArguments></TargetDllArguments>
117:      <TargetDlgDll>TCM.DLL</TargetDlgDll>
118:      <TargetDlgDllArguments>-pCM3</TargetDlgDllArgumen
119:      </DllOption>
120:      <DebugOption>
110:      <DllOption>
111:      <SimDllName>SARMCM3.DLL</SimDllName>
112:      <SimDllArguments></SimDllArguments>
113:      <SimDlgDll>DARMSTM.DLL</SimDlgDll>
114:      <SimDlgDllArguments>-pSTM32F103RB</SimDlgDllArgum
115:      <TargetDllName>SARMCM3.DLL</TargetDllName>
116:      <TargetDllArguments></TargetDllArguments>
117:      <TargetDlgDll>TARMSTM.DLL</TargetDlgDll>
118:      <TargetDlgDllArguments>-pSTM32F103RB</TargetDlgDl
119:      </DllOption>
120:      <DebugOption>

```


Setting up the LCD Display to work

- define RCC_
- define GPIO_
- define SPI_
- Set uVision defines



LCD driver chip ST7565 (Sitronix)

block diagram page 7/56



Data to display is written into the DISPLAY DATA RAM

Code to be written in order to really see the inverted points!!

Logic Analyzer

```
// Write to SPI
RCC_Config_...
GPIO_Config_...
//deactivate Slave Select
GPIO_ResetBit(GPIOB,GPIO_Pin_6);
SPI_Config_...
delay(10); //ms
```

One Byte only!

```
Set SS to 0
spi_write()
Set SS to 1
while(1);
```

```
// Initialise GLCD
glcd_reset();
glcd_ST7565R_init();
```

```
// Define
```

```
glcd_command(0xA5); while(1);
```

Many Bytes:

```
Set SS to 0
// wait for SPI available
spi_write()
// wait for SPI sent
set SS to 1
```

Step 1: Initialise Clock, GPIO, SPI just SCK and MISO



```
void RCC_configuration(void)
{
    //$TASK SPI
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA |
        RCC_APB2Periph_GPIOB | RCC_APB2Periph_SPI1, ENABLE);

void GPIO_configuration(void)
{
    GPIO_InitTypeDef GPIO_InitStructure;


    //$TASK SPI
    /* Set up GPIO for SPI pins (SCK PA5, MOSI PA7) */
    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5 | GPIO_Pin_7;
    GPIO_Init(GPIOA, &GPIO_InitStructure);
```

SPI_ Configuration ...

main:

```
SPI_I2S_SendData(SPI1, (uint16_t) 0xA5);
while(1);
```

Step 2: Start reading SPI: Clk, MISO Logic Analyzer, NO SPI decoding



SCK and MOSI are shown, no trigger, no interpretation! Raw data

Step 3: Initialise NSS slave select line and drive it when sending



GPIO_Configuration:

```
// $TASK SPI
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;

/* SS pin (PB6) */
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6;
GPIO_Init(GPIOB, &GPIO_InitStructure);
```

Step 4: Extend glcd_spi_write with select line switching



```
void glcd_spi_write(uint8_t c)
{
    // $TASK glcd
    /* Activate GLCD SELECT line */
    GPIO_ResetBits(GPIOB,GPIO_Pin_6);

    /* !< Loop while DR register is not empty */
    while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_TXE) == RESET);

    SPI_I2S_SendData(SPI1, (uint16_t) c);

    /* Wait until byte has been written */
    while (SPI_I2S_GetFlagStatus(SPI1, SPI_I2S_FLAG_BSY) != RESET);

    /* Deactivate GLCD SELECT line */
    GPIO_SetBits(GPIOB,GPIO_Pin_6);
}
```


Logic Analyzer: Setup SPI analyzer



Saleae Logic 1.2.8 Beta - [Connected] - [25 MHz Digital, 4 s]

Start

00 Channel 0 SPI - CLOCK

01 Channel 1 SPI - MOSI

02 Channel 2 SPI - ENABLE

03 Channel 3

04 Channel 4

Annotations

Timing Marker Pair

| A1 - A2 | = ###

A1 @ ###

A2 @ ###

Analyzers

SPI

Decoded Protocols

Search Protocols

MOSI: 0xA5

Analyzer Settings

MOSI 1 - 'Channel 1'

MISO None

Clock 0 - 'Channel 0'

Enable 2 - 'Channel 2'

Most Significant Bit First (Standard)

8 Bits per Transfer (Standard)

Clock is Low when inactive (CPOL = 0)


Data is Valid on Clock Leading Edge (CPHA = 0)

Enable line is Active Low (Standard)

Save Cancel

```
glcd_spi_write(0xa5); while(1);
```

Inspect SPI output right after the μ C reset



```
while(1){  
    glcd_spi_write(0xa5);  
}
```



Why is there no correct SPI interpretation of the first Byte sent?



What is the net data throughput we get here?
What is the protocol efficiency? (net data rate / baudrate)

Logic Analyzer SPI



Start

0 s : 480 ms : 860 μs

μs +7 μs +8 μs +9 μs +1 μs +2 μs +3 μs

00 Channel 0 SPI - CLOCK

01 Channel 1 SPI - MOSI

02 Channel 2 SPI - ENABLE

03 Channel 3

04 Channel 4

05 Channel 5

06 Channel 6

07 Channel 7

Annotations

Timing Marker Pair

| A1 - A2 | = ###

A1 @ ###

A2 @ ###

Analyzers

SPI

Decoded Protocols

Search Protocols

MOSI: '160' 0xA0

MOSI: '174' 0xAE

MOSI: '200' 0xC8

MOSI: '162' 0xA2

MOSI: / 0x2F

MOSI: ! 0x21

MOSI: '129' 0x81

MOSI: (0x28

MOSI: '175' 0xAF

MOSI: '129' 0x81

MOSI: # 0x23

MOSI: '176' 0xB0

MOSI: '16' 0x10

Analyzer Settings

MOSI 1 - 'Channel 1'

MISO None

Clock 0 - 'Channel 0'

Enable 2 - 'Channel 2'

Most Significant Bit First (Standard)

8 Bits per Transfer (Standard)

Clock is Low when inactive (CPOL = 0)

Data is Valid on Clock Leading Edge (CPHA = 0)

Enable line is Active Low (Standard)

Save Cancel

```
and(0xa0); /
and(0xae); /
and(0xc8); /
and(0xa2); /
and(0x2f); /
and(0x26); /
contrast(20)
and(0xaf); /
```

0.480869320000000,SPI,MOSI: '200'

0.480875200000000,SPI,MOSI: '162'

0.480881040000000,SPI,MOSI: /

0.480886880000000,SPI,MOSI: !

Analyzer Settings

MOSI 1 - 'Channel 1' ▾

MISO None ▾

Clock 0 - 'Channel 0' ▾

Enable 2 - 'Channel 2' ▾

Most Significant Bit First (Standard) ▾

8 Bits per Transfer (Standard) ▾


Clock is High when inactive (CPOL = 1) ▾

Data is Valid on Clock Trailing Edge (CPHA = 1) ▾


Enable line is Active Low (Standard) ▾

Save


Cancel




after reset:



after initialisation and Invert command



```
glcd_command(0xA5);
```



Enable must be high by default, right from the start:

```
GPIO_SetBits(GPIOB, GPIO_Pin_6); // CS inactive high
```