
Introduction to STM32 and Arm Microcontrollers

Topics


- Microcontrollers vs. Microprocessors
- Most common microcontrollers
- STM32 family

General Purpose Microprocessors vs. Microcontrollers

General Purpose Microprocessors



Microcontrollers (MCUs)



Most common microcontrollers

- 8-bit microcontrollers
 - AVR
 - PIC
 - HCS12
 - -8051



- ARM
- AVR32
- PIC32





Arm


- Arm does not produce chips but designs & sells the license of its of architecture to others.
- More than 200 companies have bought the Arm architecture and provide their Arm chips.




Arm MCUs of Different Companies

The same CPU and Assembly Language

Different Peripherals



Arm families and Architectures




STM32 Family

- ST is a multinational company
 - STM8: 8-bit MCUs
 - STM32: 32-bit MCUs based on Arm
 - Low prices
 - Various chips






ST32 Naming Conventions




STM32F103




Topics

- ARM's CPU
 - Its architecture
 - Some simple programs
- Data Memory access
- Program memory
- RISC architecture




ARM 's CPU

- ARM 's CPU
 - ALU
 - 16 General Purpose registers (R0 to R15)
 - PC register (R15)
 - Instruction decoder



CPU

CPU



Some simple instructions 1. MOV (MOVE)

- MOV Rd, #k
 - Rd = k
 - k is an 8-bit value
- Example:
 - MOV R5,#53
 - R5 = 53
 - MOV R9,#0x27
 - R9 = 0x27
 - MOV R3,#2_11101100

- MOV Rd, Rs
 - Rd = Rs
- Example:
 - MOV R5,R2
 - R5 = R2
 - MOV R9,R7
 - R9 = R7

LDR pseudo-instruction (loading 32-bit values)

- LDR Rd, =k
 - Rd = k
 - k is an 32-bit value
- Example:
 - LDR R5,=5543
 - R5 = 5543
 - LDR R9,=0x123456
 - R9 = 0x123456
 - LDR R4,=2_10110110011011001

Some simple instructions

		<u> </u>	A rithmatic coloulation
	Instruction		Description
)(ADD	Rd, Rn,Op2 *	ADD Rn to Op2 and place the result in Rd
	ADC	Rd, Rn,Op2	ADD Rn to Op2 with Carry and place the result in Rd
	AND	Rd, Rn,Op2	AND Rn with Op2 and place the result in Rd
	BIC	Rd, Rn,Op2	AND Rn with NOT of Op2 and place the result in Rd
K	CMP	Rn,Op2	Compare Rn with Op2 and set the status bits of CPSR**
	CMN	Rn,Op2	Compare Rn with negative of Op2 and set the status bits
	EOR	Rd, Rn,Op2	Exclusive OR Rn with Op2 and place the result in Rd
	MVN	Rd,Op2	Store the negative of Op2 in Rd
	MOV	Rd,Op2	Move (Copy) Op2 to Rd
	ORR	Rd, Rn,Op2	OR Rn with Op2 and place the result in Rd
	RSB	Rd, Rn,Op2	Subtract Rn from Op2 and place the result in Rd
	RSC	Rd, Rn,Op2	Subtract Rn from Op2 with carry and place the result in Rd
	SBC	Rd, Rn,Op2	Subtract Op2 from Rn with carry and place the result in Rd
	SUB	Rd, Rn,Op2	Subtract Op2 from Rn and place the result in Rd
	TEQ	Rn,Op2	Exclusive-OR Rn with Op2 and set the status bits of CPSR
	TST	Rn,Op2	AND Rn with Op2 and set the status bits of CPSR
	*	•	nediate 8-bit value #K which can be 0–255 in decimal, (00–FF in hex).
	Op2 can also be a register Rm. Rd, Rn and Rm are any of the general purpose registers ** CPSR is discussed later in this chapter		

A simple program

Write a program that calculates 19 + 95

```
MOV R6, #19 ;R6 = 19

MOV R2, #95 ;R2 = 95

ADD R6, R6, R2 ;R6 = R6 + R2
```

A simple program

Write a program that calculates 19 + 95 - 5

```
MOV R1, #19 ;R6 = 19

MOV R2, #95 ;R2 = 95

MOV R3, #5 ;R21 = 5

ADD R6, R1,R2 ;R6 = R1 + R2

SUB R6, R6,R3 ;R6 = R6 - R3
```

```
MOV R1, #19 ;R6 = 19


MOV R2, #95 ;R2 = 95

ADD R6, R1,R2 ;R6 = R1 + R2

MOV R2, #5 ;R21 = 5

SUB R6, R6,R2 ;R6 = R6 - R2
```

Status Register (CPSR)



Example: Show the status of the Z flag after the subtraction of 0x23 from 0xA5 in the following instructions:

LDR
$$R0,=0xA5$$

LDR R1,=0x23

SUBS R0,R0,R1

; subtract R1 from R0

Solution:

0xA5 1010 0101


- <u>0x23</u> <u>0010 0011</u> 0x82 <u>1000 0010</u>

R0 = 0x82


Z = 0 because the R20 has a value other than 0 after the subtraction.

C = 1 because R1 is not bigger than R0 and there is no borrow from D32 bit.

Harvard in ARM9 and Cortex



Memory Map in STM32F103



LDRB, LDRH, STRB, STRH


Data Size	Bits	Load instruction used	Store instruction used
Byte	8	LDRB	STRB
Half-word	16	LDRH	STRH
Word	32	LDR	STR


LDR Rd,[Rs]

STR Rs,[Rd]


LDRB Rd,[Rs] LDRH Rd,[Rs]

STRB Rs,[Rd] STRH Rs,[Rd]






Power up in Cortex-M



Startup and main files

```
Startup stm32f10x.s
     .section .isr_vector,"a",%progbits
124
     .type g pfnVectors, %object
125
126
     .size g pfnVectors, .-g pfnVectors
127
128
129g_pfnVectors:
130
131 .word estack
132 .word Reset Handler
133 .word NMI Handler
134 .word HardFault Handler
35 /* Entry Point */
36 ENTRY(Reset Handler)
37
38 /* Highest address of the user mode stack */
39 estack = ORIGIN(RAM) + LENGTH(RAM); /* end of "RAM" Ram type memory */
41 Min Heap Size = 0x200; /* required amount of heap */
42 Min Stack Size = 0x400; /* required amount of stack */
43
44 /* Memories definition */
45 MEMORY
46● {
         (xrw) : ORIGIN = 0x20000000, LENGTH = 20K
     RAM
47
    FLASH (rx) : ORIGIN = 0 \times 8000000, LENGTH = 64K
48
```

Flash memory and PC register




How to speed up the CPU


- Increase the clock frequency
 - More frequency → More power consumption & more heat
 - Limitations
- Change the architecture
 - Pipelining
 - Harvard
 - RISC

Pipeline


- Non-pipeline
 - Just fetches, decodes, or executes in a given time



Pipeline




Pipeline (Cont.)



Harvard Architecture

- separate buses for opcodes and operands
 - Advantage: opcodes and operands can go in and out of the CPU together.
 - Disadvantage: Using Harvard architecture in motherboards leads to more cost in general purpose computers.



Changing the architecture RISC vs. CISC

- CISC (Complex Instruction Set Computer)
 - Put as many instruction as you can into the CPU
- RISC (Reduced Instruction Set Computer)
 - Reduce the number of instructions, and use your facilities in a more proper way.

- Feature 1 (fixed instruction size)
 - RISC processors have a fixed instruction size. It makes the task of instruction decoder easier.
 - In ARM the instructions are 4 bytes.
 - In Thumb2 the instructions are either 2 or 4 bytes.
 - In CISC processors instructions have different lengths
 - E.g. in 8051

```
CLR C ; a 1-byte instruction
ADD A, #20H ; a 2-byte instruction
LJMP HERE ; a 3-byte instruction
```

- Feature 2: reduce the number of instructions
 - Pros: Reduces the number of used transistors
 - Cons:
 - Can make the assembly programming more difficult
 - Can lead to using more memory

- Feature 3: limit the addressing mode
 - Advantage
 - hardwiring
 - Disadvantage
 - Can make the assembly programming more difficult

Feature 4: Load/Store

```
LDR R8,=0x20

LDR R0,[R8]


LDR R8,=0x220

LDR R1,[R8]

ADD R0, R0,R1

LDR R8,=0x230


STR R0,[R8]
```



 Feature 5: more than 95% of instructions are executed in 1 machine cycle

- Feature 6
 - RISC processors have at least 32 registers.
 Decreases the need for stack and memory usages.
 - In ARM there are 16 general purpose registers (R0 to R15)

SOC block diagram



SOC block diagram

STM32F103 Block Diagram

