
컴퓨터공학 기초 실험2

Lab #7

Register file


Register file

- ➤ A register file (RF) is composed of a set of registers that can be read and written by supplying a register number(address) to be accessed
 - ✓ Set of registers
 - Read operations
 - ✓ Write operations
- > A RF usually can handle multiple read and write time




Example

- > Consider a register composed of eight 32-bit registers with two read ports and one write port
 - ✓ Eight 32-bit registers
 - ✓ Two read address/data port
 - ✓ One write address/data port




Write operation

- > wAddr selects one of eight registers
- > wData is written into the selected register only if we is active (high)



Read operation

> Read does not change values of any register in a register file



A 32bit register file

PRACTICE I

Functional Description

- > 32bit register를 8개 가진 register file
- > Write는 write enable (we) 에 의해 활성화
 - ✓ Read는 read address(rAddr)로 선택된 레지스터의 값이 출력됨
- Write operation
 - ✓ Decoder를 통해 address를 해석하여 해당 register enable
- > Read operation
 - ✓ MUX를 통해 8개의 register 중 한 개 선택

Project properties

- New Project Wizard
 - ✓ Project name : Register_file
 - ✓ Family & Device: Cyclone V 5CSXFC6D6F31C6(밑에서 6번째)
- Verilog file
 - ✓ Add files: gates.v
 - ✓ New files: register32_r_en.v, write_operation.v, read_operation.v, Register_file.v

Top Module

> Implementation

Instance of register32_8, write_operation, read_operation

endmodule

Register32_r_en(1/3)

- Resettable enabled D Flip-flop
 - ✓ reset_n이 enable보다 우선순위가 높음

Register32_r_en(2/3)

> 32bit register

```
module register8 r en(clk, reset n, en, d in, d out);
     input [7:0] d in;
     output [7:0] d out;
                        Instance of dff_r_en
endmodule
module register32 r en(clk, reset n, en, d in, d out);
 input
              clk, reset n, en;
 input [31:0] d in;
 output [31:0] d out;
```

Instance of register8_r_en

Endmodule

Register32_r_en(3/3)

> 32bit register를 8개 instance

endmodule

Write operation(1/4)

- > n-to-2ⁿ decoder
 - ✓ 입력값을 이용해 알맞은 출력으로 변환

Inputs			outputs							
i[2]	i[1]	i[0]	o[7]	o[6]	o[5]	o[4]	o[3]	o[2]	o[1]	o[0]
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0


Write operation(2/4)

> 3-to-8 decoder

```
module 3 to 8 decoder (d, q);//3to 8 decoder module
   input [2:0] d;
   output reg [7:0] q;
   always@(d) begin
     case (d)
       3'b000: q =
       3'b001: q =
       3'b010: q =
       3'b011: q =
                                  Assign appropriate Output q
       3'b100: q =
       3'b101: q =
wAddr
       3'b110: q =
       3'b111: q =
       default : q = 8'hx;
       endcase
     end
 endmodule
```

Write operation(3/4)

- ➤ Decoder에서 받은 값으로 해당 register에 en signal 보냄
 - ✓ we (write enable)이 1이어야 register에 값을 쓸 수 있다!



Write operation(4/4)


Read operation(1/3)

> 8-to-1 MUX를 이용하여 8개의 register 중 1개의 register 출력을 얻어냄

```
module 8 to 1 MUX(a, b, c, d, e, f, g, h, sel, d out);
  input
                         [31:0] a, b, c, d, e, f, q, h;
  input
                         [2:0] sel;
                         [31:0] d out;
  output reg
  always@(sel, a, b, c, d, e, f, g, h) begin
    case (sel)
      3'b000
                   : d out
      3'b001
                   : d out
     3'b010
                   : d out
      3'b011
                   : d out
                                     Assign appropriate Output d_out
      3'b100
                   : d out
     3'b101
                   : d out
      3'b110
                   : d out
      3'b111
                   : d out
      default.
                   : d out
  endcase
end
endmodule
```

Read operation(2/3)

> MUX에 의해 선택된 값은 출력됨




Read operation(3/3)


Instance of mux

endmodule

RTL viewer



Testbench



Verification

- > Testbench
 - ✓ 작성한 module에 대하여 testbench를 작성하여 ModelSim에서 검증 수행
- > RTL Viewer
 - ✓ 확인 후 레포트에 이에 대하여 정리한다.
- > Flow Summary
 - ✓ 확인 후 레포트에 보고한다.

Assignment 7

- > Report
 - ✓ 자세한 사항은 lab document 참고
- Submission
 - ✓ Soft copy
 - 강의 당일 후 1주까지(delay 2 days 20% 감점)
 - 실습 미수강은 디지털 논리2 조교 공지에 따름

References

- > Altera Co., <u>www.altera.com/</u>
- > D. M. Harris and S. L. Harris, Digital Design and Computer Architecture, Morgan Kaufmann, 2007
- 》이준환, 디지털논리회로2 강의자료, 광운대학교, 컴퓨터 공학과, 2019

Q&A

THANK YOU