
MIPS SINGLE CYCLE Processor Hodgson Tetteh



The Final PC connection was made based on the figure above

addu	R-format instruction			
addi/addiu	I-format instruction			
beq/bne	I-format instruction			
lw/sw	I-format instruction			
j	J-format instruction			

The instructions above were implemented on the single cycle mips processor And tested

Additional Components were added to the previous implementation to enable smooth operation.


5 bit MUX

```
library ieee;
use ieee.std logic 1164.all;
entity MUX5 is
    port (
         I MUX SEL : in std logic;
        I MUX 0, I MUX 1: in std logic vector (4 downto 0);
        O MUX Out : out std logic vector (4 downto 0)
    );
end MUX5;
architecture Behavioral of MUX5 is
   begin
        process(I MUX 0, I MUX 1, I MUX SEL )
            begin
                if I MUX SEL = '0' then
                    O MUX Out <= I MUX 0;
                elsif I MUX SEL = '1' then
                    O MUX Out <= I MUX 1;
                end if;
        end process;
end Behavioral;
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity MUX32 is
port (
         I MUX SEL : in std logic;
        I MUX 0, I MUX 1: in std logic vector (31 downto 0);
        O MUX Out : out std logic vector(31 downto 0)
    );
end MUX32;
architecture Behavioral of MUX32 is
begin
process(I_MUX_0, I MUX_1, I MUX_SEL )
            begin
                if I MUX SEL = '0' then
                    O MUX Out <= I MUX 0;
                elsif I MUX SEL = '1' then
                    O MUX Out <= I MUX 1;
                end if;
        end process;
```

The 32 bit MUX figure 3.0

We also implemented a system of component determing branch and jumps



to test it I created an entity called CPUtest and tested the labsimulation of the CPU

Connections




Figure 1




Figure 2 connections scoped in.

We implemented the finite state machine of sorts in our test bench


```
-- *** Test Bench - User Defined Section ***
 tb : PROCESS
  BEGIN
    WAIT for 10 ns; -- will wait forever
      initialPcVal <= X"00000008";
     pc update <='1';
     WAIT for 10 ns;
       InstructionFetch<='1';
       WAIT for 10 ns;
       Decode<='1';
       registerRead<='1';
        WAIT for 10 ns;
        Execute ALU<='1';
        memory access RAM<='1';
        WAIT for 30 ns; -- will wait forever -- will
        end process;
      End Test Bench - User Defined Section ***
```

We initialize the IF part wait for a while then initialize the DC module part, then the EXECUTE module, then the MEMORY module and finally the write back.

Testing

TEST1;


- ADDU \$11, \$9,\$10
- We put \$9=2, \$10=3
- Opcode X"012a5821"
- Placed in instruction memory location X"00000000"




We can see register 11 being updated just as coded.

TEST 2

- \$16 has x2000
- \$18 has x2000
- And we load instruction beq \$16,\$18,0x0004
- X"12120004"
- At location X"00000008"



We set the values of \$16 and \$18 equal as seen in the figure above




As we can see above the the next instruction changes from x00000008 to x0000001c in respect to the branch instruction

TEST 3

Now we will test lw and sw instructions

- Lw \$8, 0x0000(\$16)
- \$16 contains x"2000" which is a location in ram
- Mem[x2000] = b11111;
- Therefore we load b1111 into register \$8;
- X"8e080000" placed in rom location x"0000000c"

s for cp									
16 » 🙈	Name	Value	1,999,993 ps	1,999,994 ps	1,999,995 ps	1,999,996 ps	1,999,997 ps	1,999,998 ps	1,999,999 ps
,	pc_update	1							
	rom_output[31:0]	8e080000				8e080000			
ate tput[3	branchoutput[31:0]	00000010				00000010			
outpu	regvala[31:0]	00002000				00002000			
31:0]	regvalb_ramdata[31:0]	טטטטטטטט				UUUUUUU			
ramd	signextender[31:0]	00000000				00000000			
nder[alusrcmuxout[31:0]	00000000				00000000			
ixout	alusrc	1							
de[1:0]	▶ " aluopcode[1:0]	0				0			
bleram 🤲	Writeenableram	0							
1854	le ramread	1							
1:0]	ramout[31:0]	0000000f				0000000f			
g kval[aluzerofig	0				0000001			
olco	writebackval[31:0]	0000000£				0000000f			
onfet		1				1			
alu	instructionfetch	,				•			
acce al[31	execute_alu	1							
cnad	The second secon								
cria din	100	1							
ad	initialpcval[31:0]	0000000c				0000000c			
code	nextinstrcnaddr[31:0]	00000010				00000010			
outp	decode	1							
	registerread e	1							
		00				00			
	booster_output[31:0]	00002000				00002000			



We see the ram returning the x0000000f to the register 8 and after


checking register \$8 the value is correctly stored there hinting a

successful instruction executed.

TEST 4


- \$8 has a value of x080fff
- We run the instruction in rom address x"00000010"
- Which corresponds to sw \$8 ox0000(\$16)

Therefore location x2000 in ram is updated to x080fff To test this instruction we will store the value we previously got in the \$8 register back.



Value stored in register [8];


We also check the ram to make sure the instructions are stored it worked successfully as shown in the figure below.



And for our final test we tested the Jump instruction.

- J 0x0040014
- Loaded in rom location 0x00000014

Instruction x"08100005"



This instruction also runs smoothly and we can conclude that our processor can run all required instruction for this lab.

Conclusion, we faced a lot of hurdles connecting a lot if parts also considering that the final for the class was as the same day of the final presentation, we weren't able to add the FSM to control the modules hence the manual control with the test bench, nevertheless we got all the part fully functioning and runing