# Quantum Circuit Transformation Based on Subgraph Isomorphism and Tabu Search

Michael Shell, Member, IEEE, John Doe, Fellow, OSA, and Jane Doe, Life Fellow, IEEE

Abstract—The goal of quantum circuit transformation is to construct mappings from logical quantum circuits to physical ones in an acceptable amount of time, and in the meantime to introduce as few auxiliary gates as possible. We present an effective approach to constructing the mappings. It consists of two keys steps: one makes use of a combined subgraph isomorphism and complement (CSIC) to initialize a mapping, the other dynamically adjusts the mapping by using a Tabu search based adjustment (TSA). Our experiments show that, compared with the wghtgraph recently considered in the literature, CSIC can save 22.26% of auxiliary gates and reduce the depths of output circuits by 11.76% on average in the initialization of the mapping, and TSA has a better scalability than many state-of-the-art algorithms for adjusting mappings.

Index Terms—Quantum circuit transformation , Subgraph isomorphism , Initial mapping , Tabu search

#### I. INTRODUCTION

The entanglement of a quantum system with its surrounding environment will lead to quantum decoherence. It is unrealistic to use quantum error correction in circuit mapping process, since there are only dozens of available qubits for quantum devices in the NISQ era [1]. It is necessary to transform circuits by adding auxiliary gates to satisfy both logical and physical constraints, since quantum algorithms do not consider any hardware connectivity constraints. Hence, quantum circuit transformation is an important part of quantum circuit compilation. We need a set of highly efficient and automatic mapping procedures and adjustment routines to perform circuit transformation. In this process noise may be introduced, which brings a huge challenge to circuit compilation because noise has a significant impact on the final circuit and may make the result meaningless.

In the current work, we adjust the lifetime of qubits through parallelization, and use SubgraphMatching [2] to generate partial isomorphic subgraphs of logical circuits and physical circuits as part of the initial mapping. The advantage of the initial mapping result is that we use the appropriate subgraph isomorphism and the two-way connection of the logical circuit and the physical circuit to obtain a dense initial mapping, which avoids certain nodes from being mapped to remote locations. We use Tabu search [3] to generate circuits that can be executed on physical devices. Tabu search can avoid falling into local optimum and swapping the recently swapped qubits, thereby improve the parallelism of quantum gates. We add SWAP gates associated with the gates on the shortest path

M. Shell was with the Department of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, 30332 USA e-mail: (see http://www.michaelshell.org/contact.html).

J. Doe and J. Doe are with Anonymous University. Manuscript received April 19, 2005; revised August 26, 2015. to the candidate set, which greatly reduces the search space and improves the search speed. Our heuristic function not only considers the current gates but also the constraints of the gates already considered.

We compare CSIC with the state-of-the-art initial mapping methods wghtgraph [4] and optm [5]. On average, the auxiliary gates of the CSIC algorithm are reduced by 22.44% (resp. 27.02%), and the depths are reduced by 11.25% (resp. 14.12%). We compare TSA with wgtgraph [4] and SABRE [6]. On the one hand, TSA can handle 159 circuits in a few minutes, while the other two adjustment algorithms are difficult to handle medium-sized or large circuits. On the other hand, the number of SWAP gates added by wgtgraph is 26.87% (resp. 24.89%) smaller than that of TSA on average. Among the 159 circuits that we also test with SABRE, only 29 can be successfully mapped within the five-minute limit.

The main contributions of this paper are as follows.

- We propose to use the combined subgraph isomorphism algorithm to generate part of the initial mapping and then complete the mapping based on the connectivity between qubits.
- 2) We present a heuristic circuit adjustment algorithm based on Tabu search [3], which can handle large circuits in a shorter time at a lower cost, compared with existing precise search and heuristic algorithms.
- 3) We put forward a look-ahead heuristic function that considers both the current gates and the gates yet to be processed. It filters out SWAP gates that are beneficial to the current gates and also bring closer the gates to be processed.
- 4) We test 159 circuits, and the results show that the initial mapping generated by our method requires to insert fewer SWAP gates, and the adjustment algorithm can be extended to handle medium-sized and large circuits.

The rest of this paper is organized as follows. In Section II we discuss some related work. In Section III we recall some background of quantum computing and quantum information. In Section IV we introduce the problem of quantum circuit transformation provide our solution by describing our algorithm in detail. The experimental results are reported in Section V. The last section concludes the paper and discusses some future research.

#### II. RELATED WORK

Quantum technology has been applied in practice, but large quantum computers have not yet been built. Most of the contributions of quantum information to computer science are still in the theoretical stage. In 2017, IBM developed the first 5-qubit backend called IBM QX2, followed by the 16-qubit backend IBM QX3. The revised versions of them are called IBM QX4 and IBM QX5, respectively. IBM Q Experience [7] provides the public with free quantum computer resources on the cloud and opens source the quantum computing software framework Qiskit [8].

Users of these early quantum computers mainly rely on quantum circuits to implement quantum algorithms. They design logical circuits which then go through the step of circuit transformation in order to map logical qubits to physical ones before the logical circuits are executed in physical devices. A big challenge for quantum information is the problem of quantum decoherence. Due to the decoherence of qubits, quantum gates need to be applied in a coherent period as the time for a qubit to stay in a coherent state is very short. The longest coherence time of a superconducting quantum chip is still within 10us-100us.

There are several initial mapping methods. Paler [9] has showed that the initial mapping has an important influence on quantum circuit transformation. He proposed a heuristic method to find the initial mapping. Just by placing qubits in different positions from the default trivial placement in the actual circuit instances on the actual NISQ device, the time cost can be reduced by up to 10%. Li et al. [6] have proposed a novel reverse traversal technique, which determines the initial mapping by considering the entire circuit. Zhou et al. [10] have put forward an annealing algorithm to find an initial mapping, but it is unstable. In [4], Li et al. have considered the subgraph isomorphism algorithm wghtgraph to generate an initial mapping, which is the most recent result, so we will compare with it.

The goal of circuit adjustment algorithm is to minimize the number of auxiliary SWAP gates. There are currently five main methods for solving the quantum circuit adjustment problem.

- Unitary matrix decomposition algorithm. It is used in [11], [12] to rearrange the quantum circuit from the beginning while retaining the input circuit. It can be applied to a broad class of circuits consisting of generic gate sets, but the results are not as efficient as a compiler designed specifically for this task.
- Converting into some existing problems. This approach converts the quantum circuit transformation problem into some existing problems, such as AI planning [13], [14], Integer Linear Programming (ILP) [15], or Satisfiability Modulo Theories (SMT) [16]. Existing tools for those problems are then used to find acceptable results. The approach cannot take advantage of certain properties of quantum mapping, which is a drawback. Furthermore, as the time cost is usually long, it can only handle small quantum circuits.
- Exact methods. Siraichi et al. [17] have proposed an exact method. It will iterate all possible mappings for all dependencies, so it is only suitable for simple quantum architecture and cannot be extended to complex quantum architectures.
- *Graph theory*. In [18], Shafaei et al. have used the minimum linear permutation solution in graph theory to model the problem of reducing the interaction distance.

The idea is to first divide a given circuit into several subcircuits and apply the minimum linear permutation solution, respectively. Then we turn non-adjacent gates in the subcircuits into adjacent gates by adding auxiliary gates. Finally, we can use the minimum linear permutation solution to find an appropriate permutation and use bubble sort to calculate the number of necessary SWAP gates. In [19], [20], a two-step method is used to reduce the quantum circuit transformation to the graph problem to minimize the number of auxiliary gates, based on the graph coloring problem and the largest subgraph isomorphism problem.

• Heuristic search. Heuristic search uses an evaluation function to obtain an acceptable solution in exponential time. Zulehner et al. [5] have suggested to layer the circuits, then determine compatible mappings for each of these layers to add as few auxiliary gates as possible. Zhou et al. [10] have designed a heuristic search algorithm with a novel selection mechanism. Instead of choosing the operation with the lowest cost to apply, one can look forward one step and then choose the best continuous operation. In this way, the algorithm can effectively avoid local minimum. Moreover, a pruning mechanism is introduced to reduce the search space's size and ensure that the program terminates in a reasonable amount of time.

Li et al. [6] have proposed a SWAP-based search algorithm SABRE. Compared with previous search algorithms based on exhaustive mapping, SABRE can adapt to large quantum circuits in the NISQ era. In [21], a routing algorithm called  $t | ket \rangle$  ensures that any quantum circuit can be compiled into any architecture. The algorithm is divided into four stages: decomposing the input circuit into time steps, determining the initial mapping, routing across time steps, and finally cleaning up. The heuristics in  $t | ket \rangle$  give the same or better results than other circuit transformation systems in terms of the depth and the total number of gates in the compiled circuit, with much shorter running time, and can handle larger circuits. In [22], a variation-aware qubit movement strategy is proposed. It takes advantage of the change in error rate and a change-aware quantum circuit transformation strategy by trying to select the route with the lowest probability of failure. This strategy uses the error rate of SWAPs to allocate logical qubits to physical qubits, thus avoiding paths with high error rates as much as possible.

Among the existing methods above, wghtgraph [4] and optm [5] are probably the most effective initial mapping ones. As to circuit adjustment algorithms, wgtgraph [4] and SABRE [6] represent the state of the art. Therefore, we choose to compare our solution with them in Section V.

## III. PRELIMINARY

In this section we introduce some notions and notations of quantum computing and quantum information. Classical information is stored in bits, while quantum information is stored in qubits. Besides two basic states  $|0\rangle$  and  $|1\rangle$ , a qubit




Fig. 1: IBM QX architectures

can be in any linear superposition state like  $|\phi\rangle=a\,|0\rangle+b\,|1\rangle$ , where  $a,b\in\mathbb{C}$  satisfy the condition  $|a|^2+|b|^2=1$ . The intuition is that  $|\phi\rangle$  is in the state  $|0\rangle$  with the probability  $|a|^2$  or in the state  $|1\rangle$  with the probability  $|b|^2$ . We use letters  $\mathbf{q}$  and q in different fonts to represent physical qubits and logical qubits.

By applying quantum gates to qubits, we can change their states. For example, the Hadamard gate (H gate) can be applied on a single qubit, while the CNOT gate can be applied on two qubits. Their representations in terms of gate symbols and their semantics in terms of matrices are shown in Fig. 2.





Fig. 2: The symbols of two quantum gates and their matrices

A quantum logical circuit consists of quantum gates interconnected by quantum wires [23]; see Fig. 3 for an example. A quantum wire is a mechanism for moving quantum data from one location to another. Each line represents a qubit, and the gates on the lines act on the corresponding qubits. The execution order of a quantum logical circuit is from left to right. The width of a circuit refers to the number of qubits in the circuit. The depth of a circuit refers to the number of layers executing in parallel. For example, the depth of the circuit in Fig. 3 is 6, and the width is 5. In this paper, a circuit with a depth less than 100 is a called a small circuit, a circuit with a depth greater than 1000 is called a large circuit, and the rest are medium-sized circuits. It is unnecessary to consider quantum gates acting on single qubits in circuit adjustments, since the single qubits are local [18].

In the current work, we mainly consider the physical circuits of the IBM Q series. Let  $\mathcal{AG}_{\mathcal{P}}=(V_P,E_P)$  denote the architecture graph of a physical circuit, where  $V_P$  denotes the set of physical qubits and  $E_P$  denotes the set of edges that connect CNOT gates. In Fig. 1, diagrams (a) and (b) are the physical architecture graphs of the 5-qubit IBM QX2 and IBM QX4, respectively; diagrams (c) and (d) are the physical architecture graphs of the 16-qubit IBM QX3 and IBM QX5, respectively; diagram (e) is the physical architecture graph of



IBM Q20. The direction in each edge indicates the control direction of a 2-qubit gate, and 2-qubit gates can only be performed between qubits with edges connected. IBM physical circuits only support single quantum gates and CNOT gates between two adjacent qubits.




Fig. 4: (a) The architecture graph of original circuit in Fig. 3. (b) The partial architecture graph of IBM Q20.

Given a logical circuit LC, a physical structure  $\mathcal{AG}_P$ , an initial mapping  $\tau$ , and a CNOT gate  $g = \langle q_i, q_j \rangle$ , where  $q_i$  is the control qubit,  $q_j$  is the target qubit, if gate g is executable on a physical circuit with the structure  $\mathcal{AG}_P$ , then  $\langle \tau(q_i), \tau(q_j) \rangle$  must be a directed edge on  $\mathcal{AG}_P$ .

Example 1: Fig. 4 (a) is the logical structure of Fig. 3. Fig. 4 (b) is the partial architecture graph of IBM Q20. An initial mapping is

$$\tau = \{q_0 \to \mathsf{q}_{10}, \ q_1 \to \mathsf{q}_0, \ q_2 \to \mathsf{q}_6, \ q_3 \to \mathsf{q}_5, \ q_4 \to \mathsf{q}_{11}\}.$$

The 2-qubit gate  $g_0 = \langle q_2, q_1 \rangle$  is not executable, since the edge  $\langle \tau(q_2), \tau(q_1) \rangle = \langle \mathbf{q_6}, \mathbf{q_0} \rangle$  does not exist in  $\mathcal{AG}_P$ . But  $g_3 = \langle q_1, q_3 \rangle$  is executable, since the edge  $\langle \tau(q_1), \tau(q_3) \rangle = \langle \mathbf{q_0}, \mathbf{q_5} \rangle$  exists in  $\mathcal{AG}_P$ .

## IV. QUANTUM CIRCUIT TRANSFORMATION

A common assumption for circuit transformation is that we are given a circuit that has only single quantum gates and CNOT gates [24], [25]. We add auxiliary gates to move two non-adjacent qubits to adjacent positions or change the direction of a CNOT gate. Adding more gates increases the risk of introducing more noise. Therefore, we hope to find a circuit transformation algorithm that, when given an input circuit, can produce an output circuit with a minimal number of auxiliary gates and a small circuit depth in an acceptable amount of time.

Roughly speaking, quantum circuit transformation includes the following three steps.

- Preprocessing. This step includes extracting the logical architecture graph of the circuit, adjusting the life cycle of qubits as in [26], and calculating the shortest paths of the physical circuit.
- 2) Isomorphism and completion. This step uses the subgraph isomorphism algorithm to find part of the initial mapping [2]. Then we perform a mapping completion to include the remaining nodes that do not satisfy all isomorphism requirements, according to the connectivity between the unmapped node and the mapped nodes.
- 3) Adjustment. After the second step, some logically adjacent nodes may be mapped to physically non-adjacent nodes, thus quantum gates applied on them cannot be executable on physical devices. It is necessary to adjust the quantum circuits by adding auxiliary gates to swap qubits. We use Tabu search for the adjustment so as to generate circuits that can be physically executed.

Note that isomorphism and adjustment are both NP-complete [17]. So we make use of some heuristics. Below we give a detailed account of each of the steps.

#### A. Preprocessing

In the preprocessing step, we adjust the input circuit described by an openQASM program to shorten the life cycle of qubits. Then we use a Breadth-First Search (BFS) to calculate the shortest distance between each pair of nodes on the architecture graph.

We use a layered method to analyze the life cycle of qubits and pack the gates that can be executed in parallel into a bundle, forming a layered bundle format [26]. A conversion method is designed to use the layered bundle format to determine which gates can be moved so the qubits related to these gates can reduce their life cycles, and the execution time of quantum programs can also be reduced.

Quantum gates acting on different qubits can be executed in parallel. Therefore, we classify the gates that can be executed in parallel into one layer, otherwise we add a new layer. The notation  $L(LC) = \{\mathcal{L}_0, \mathcal{L}_1, ..., \mathcal{L}_n\}$  represents the layered circuit, where  $\mathcal{L}_i$   $(0 \leq i \leq n)$  stands for a quantum gate set that can be executed in parallel. The quantum gate set separated by the dotted line in Fig. 3 are the following  $\mathcal{L}_0 = \{g_0, g_1\}, \mathcal{L}_1 = \{g_2\}, \mathcal{L}_2 = \{g_3, g_4\}, \mathcal{L}_3 = \{g_5, g_6\}, \mathcal{L}_4 = \{g_7\}, \mathcal{L}_5 = \{g_8\}.$ 

At the same time of circuit layering, we generate a logical circuit architecture graph  $\mathcal{AG}_{\mathcal{L}} = (V_L, E_L)$ , which is an

undirected graph with  $V_L$  being the set of vertices, and  $E_L$  the set of undirected edges that represent the connectivity between qubits related by CNOT gates. Given a physical architecture graph and assume the distance of each edge is 1, we can use Floyd-Warshall algorithm to calculate the shortest distance matrix dist[i][j], which represents the shortest distance from  $\mathbf{q}_i$  to  $\mathbf{q}_i$ .

Fig. 5: Implenting a SWAP gate by using CNOT gates and H gates

For IBM QX2, QX3, QX4, and QX5, the control of one qubit to a neighbour is unilateral. In this case, a SWAP gate can be implemented by using three CNOT gates and four H gates, as shown in Fig. 5. The four H gates are needed to change the direction of the middle CNOT gate. Consider a CNOT gate  $g = \langle q_i, q_j \rangle$ . If  $q_i$  and  $q_j$  are mapped to  $\mathbf{q}_m$  and  $\mathbf{q}_n$ , respectively, then the cost of executing g under the shortest path is  $cost_{cnot}(q_i, q_j) = 7 \times (dist[m][n] - 1)$ . For IBM Q20, where the control between two adjacent qubits are bilateral, a SWAP gate can be implemented by using three CNOT gates. Thus the cost is  $cost_{cnot}(q_i, q_j) = 3 \times (dist[m][n] - 1)$ .

Example 2: Take the QX5 (cf. Fig. 1 (d)) structure as an example. Suppose there is a CNOT gate  $g=\langle q_1,q_2\rangle$ , with  $q_1$  mapped to  $\mathsf{q}_1$  and  $q_2$  mapped to  $\mathsf{q}_{14}$ . The shortest distance between them is dist[1][14]=3. There are 3 shortest paths to move  $\mathsf{q}_1$  to an adjacent position of  $\mathsf{q}_{14}$ :  $\pi_0=\mathsf{q}_1\to\mathsf{q}_2\to\mathsf{q}_3\to\mathsf{q}_{14},\ \pi_1=\mathsf{q}_1\to\mathsf{q}_2\to\mathsf{q}_{15}\to\mathsf{q}_{14},\ \pi_2=\mathsf{q}_1\to\mathsf{q}_0\to\mathsf{q}_{15}\to\mathsf{q}_{14}.$  Their costs are given by  $cost_{\pi_0}=18,\ cost_{\pi_1}=14,\ and\ cost_{\pi_2}=14,\ respectively.$ 

# B. Isomorphism and Completion

In general, in a physical architecture graph, it is almost impossible to find a subgraph that exactly matches all the nodes in a logical architecture graph. We regard the mapping with the largest number of matching nodes as the partial mapping. SubgraphMatching compares various compositions of several state-of-the-art subgraph isomorphism algorithms. It shows that the best performance can be achieved by using filters and the sorting ideas of the GraphQL algorithm to process candidate nodes, and the local candidates calculation method LFTJ based on set-intersection to enumerate the results. Since SubgraphMatching cannot handle disconnected graphs, we artificially create connected graphs by connecting isolated nodes to the nodes with the largest degree in the logical architecture graph.

The input of Algorithm 29 is a target graph  $(\mathcal{AG}_P)$ , a query graph  $(\mathcal{AG}_L)$ , and the partial mapping set T. First, we initialize an empty queue Q. Then we traverse  $\tau$  and add the unmapped nodes to the queue Q. For the unmapped nodes, we try to map them to the vicinity of the mapped nodes in  $\mathcal{AG}_P$ . If a node q is not mapped to any physical node, we need to perform such kind of mapping completion. Finally, we generate a

Algorithm 1: Complete initial mapping

```
Input: \mathcal{AG}_{\mathcal{L}}: The architecture of logical circuit
    \mathcal{AG}_{\mathcal{P}}: The architecture of physical circuit
    T: A partial mapping set obtained by
   SubgraphMatching
    Output: result: A collection of mapping relations
                between \mathcal{AG}_{\mathcal{L}} and \mathcal{AG}_{\mathcal{P}}
1 Initialize result = \emptyset;
2 l \leftarrow \max_{\tau \in T} \tau.length;
3 for \tau \in T do
        if l = \tau.length then
4
             result.add(\tau);
 5
             Q \leftarrow an empty unmapped node queue
 6
             i \leftarrow 1;
 7
             while i \leq \tau.length do
 8
                  Q.push(\{i,\ i \leq \tau.length\ \})
                  i \leftarrow i + 1;
10
             while Q is not empty do
11
                  q \leftarrow Q.poll();
12
13
                  targetAdj \leftarrow \mathcal{AG}_{\mathcal{P}}.adjacencyMatrix();
                  queryAdj \leftarrow \mathcal{AG}_{\mathcal{L}}.adjacencyMatrix();
14
                  cans \leftarrow an empty candidate node list
15
                    sorted by degree
                  cans \cup \{q_{\mathit{m}},\ q_{\mathit{m}} \leq queryAdj[q].length\};
16
                  while cans is not empty do
17
18
                       q \leftarrow \tau[cans.first];
                       k \leftarrow 0;
19
                       cans \leftarrow cans \backslash cans.first;
20
                       while k < targetAdj[q].length do
21
                            if (tarqetAdj[q][k] \neq
22
                              -1 \text{ or } targetAdj[k][q] \neq -1
                             and not \tau.contains(k) then
23
                                 \tau[q] \leftarrow k;
24
                                 break;
25
                            k \leftarrow k + 1;
26
                       if k \neq targetAdj[q].length then
27
                            break;
28
29 return result;
```

dense mapping, which can reduce the added auxiliary gates. In principle, we could try to match the remaining unmapped nodes randomly, but it may lead to a mapping with a node far away from other nodes. If an unmapped node has an edge adjacent to a matched node in the query graph, it will be matched to one of the adjacent nodes first. In this way, we can obtain all initial candidate mappings.

Example 3: Following the previous example, we first use the CSIC algorithm for the logical architecture graph given in Fig. 4 (a) and the physical architecture graph given in Fig. 1 (e) to obtain the partial mapping set  $T = \{\tau_0, \tau_1, ..., \tau_n\}$ . We take one of the partial mappings as an example.

$$\tau_0 = \{q_0 \rightarrow \mathsf{q}_{\mathsf{10}}, q_1 \rightarrow -1, q_2 \rightarrow \mathsf{q}_{\mathsf{6}}, q_3 \rightarrow \mathsf{q}_{\mathsf{5}}, q_4 \rightarrow \mathsf{q}_{\mathsf{11}}\}.$$

Here  $q_1 \rightarrow -1$  means that  $q_1$  is not mapped to any physical

node, so we need to perform a mapping completion. In this example, the maximum number of mapped nodes is 4. Next, we demonstrate how  $\tau_0$  is completed. We add all unmapped nodes to the queue Q. In this example,  $Q = \{q_1\}$ . Then we loop until Q is empty. We pop the first element q of Q, get the adjacency matrix of the query graph and the target graph, and traverse the adjacency matrix. We put the nodes  $q_m$  adjacent to q into the candidate nodes list cans, which is sorted by the connectivity of  $q_m$  and q. We get  $cans = \{q_3, q_2, q_4, q_0\}$ . Thereafter, we traverse cans and take out of the first element  $q_3$  in cans, and calculate the physical node  $q = q_5$ ,  $\tau_0(q_3) =$  $q_5$ . Finally, we map q to the node connected to q but not yet mapped. If the nodes connected to q have been mapped, the loop continues. In this example, it can be directly mapped to  $q_0$ . In the end, we obtain the mapping  $\tau_0 = \{q_0 \rightarrow q_{10}, q_1 \rightarrow$  $q_0, q_2 \rightarrow q_6, q_3 \rightarrow q_5, q_4 \rightarrow q_{11}$ .

#### C. Adjustment

1) Tabu search: The Tabu search algorithm is a type of heuristic algorithm. It uses a tabu list to avoid searching repeated spaces, thereby avoiding deadlock. The algorithm uses amnesty rules to jump out of the local optimum to ensure the diversity of transformed results. The circuit adjustment mainly relies on the Tabu search algorithm, aiming to handle those large circuits that the current algorithm is difficult to handle and produce an output circuit closer to the optimum solution.

The following objects are defined in Tabu search: neighborhoods, neighborhood action, tabu list, candidate set, tabu object, evaluation function, and amnesty rule. All the edges that can be swapped in the current map are the neighborhoods. The tabu list avoids local optimum and guarantees the parallelism of auxiliary gates. The tabu object is the object in the tabu list. We try not to use the recently swapped qubits as much as possible, which are added to the tabu list. We perform pruning to reduce search space, because only swaps adjacent to at least one gate node are meaningful. We select the edge in the shortest path that has an intersection with the qubits contained in the gate as the candidate set. The evaluation function selects a SWAP evaluation formula from the candidate set, taking the objective function as the evaluation function in general. The evaluation function should meet the requirements of some gates, and the number of SWAP gates added or the depth of the entire circuit should be small. The amnesty rules are used when all objects in the candidate set are banned, or after banning an object, the target value will be greatly reduced.

The calculation of the neighborhoods is shown in Algorithm 32. The input is the current circuit mapping  $\tau_p$ . The variable qubits contains the mapping of physical qubits to logical qubits, where j=qubits[i] means that the i-th physical qubit has been mapped to the j-th logical qubit. The variable locs represents the mapping of logical qubits to physical qubits, where j=locs[i] means that the i-th logical qubit has been mapped to the j-th physical qubit. The current layer list of all gates is cl, and the output is a candidate set of the current mapping. The set E contains the edges of all the shortest paths in the physical architecture graph of all the gates in the current

layer. Lines 17-31 swap all the edges of candidate set, and calculate the cost of them.

```
Algorithm 2: Calculate the candidate sets
   Input: dist: The shortest paths of physical
            architecture
   qubits: The mapping from physical qubits to logical
   qubits
   locs: The mapping from logical qubits to physical
   qubits
   cl: Gates included in the current layer of circuits
   Output: results: The set of candidate solution
 1 Initialize results \leftarrow \emptyset;
2 E_w \leftarrow Calculate the weight of each edge
3 swap\_nodes \leftarrow An empty set of candidate swap nodes
4 foreach g \in cl do
        if g is executable then
5
         cl \leftarrow cl \setminus \{g\};
 6
        else
 7
            q_1 \leftarrow locs[g.control];
 8
            q_2 \leftarrow locs[g.target];
 9
10
            swap\_nodes.add(q_1);
            swap\_nodes.add(q_2);
11
12 foreach g \in cl do
        q_1 \leftarrow locs[g.control];
13
        q_2 \leftarrow locs[g.target];
14
15
        foreach path \in paths[q_1][q_2] do
            foreach e \in path do
16
                 if
17
                  \{sour\_node, tar\_node\} \cap swap\_nodes \neq
                     new\_qubits \leftarrow qubits;
18
                     new\_locs \leftarrow locs;
19
                     q_1 \leftarrow new\_qubits[e.source];
20
                     q_2 \leftarrow new\_qubits[e.target];
21
                     new\_qubits[e.source] \leftarrow q_2;
22
                     new\_qubits[e.target] \leftarrow q_1;
23
                     if q_1 \neq -1 then
24
                      new\_locs[q_1] \leftarrow q_2;
25
                     if q_2 \neq -1 then new\_locs[q_2] \leftarrow q_1;
26
27
28
                     s \leftarrow \emptyset;
                     s.swaps \leftarrow p.swaps \cup
29
                       \{distance.paths[path_{index}][j]\};
                     s.value \leftarrow
30
                       evaluate(dist, new_locs, cl);
                     results \leftarrow results \cup \{s\};
31
```

Example 4: Let us consider the mapping

32 return results;

```
\tau_0 = \{q_0 \rightarrow \mathsf{q}_{10}, q_1 \rightarrow \mathsf{q}_0, q_2 \rightarrow \mathsf{q}_6, q_3 \rightarrow \mathsf{q}_5, q_4 \rightarrow \mathsf{q}_{11}\}, for L_0 = \{g_0, g_1\}, \ dist_{cnot}(g_0) = 3 \ \text{and} \ dist_{cnot}(g_1) = 3. Gate g_1 can be executed directly in the \tau_0 mapping, so we
```

delete it from  $L_0$ , but  $g_0$  cannot be executed in the mapping  $\tau_0$ . Thus, a circuit adjustment is required. Nodes that cannot be executed join the set  $swap\_nodes = \{q_0, q_6\}$ . The set of shortest paths is  $paths = \{\{q_6 \rightarrow q_1 \rightarrow q_0\}, \{q_6 \rightarrow q_5 \rightarrow q_0\}\}$ , and then we traverse the shortest paths to calculate the candidate set. The two endpoints of an edge passed by one of the shortest paths should intersect with the swap set and join the candidate set. The current candidate set is  $\{(q_6, q_1), (q_1, q_0), (q_6, q_5), (q_5, q_0)\}$ .

```
Algorithm 3: Tabu search
   Input: \tau_{ini}: The initial mapping
   tl: Tabu list
   Output: \tau_{best}: The best mapping
 1 Initialize \tau_{best} \leftarrow \tau_{ini};
iter \leftarrow 1;
                           // Number of iterations
3 while not mustStop(iter, \tau_{best}) do
        C \leftarrow \tau_{ini}.candidates(); // candidate set
4
        if C is empty then
        | break;
 6
        C_{best} \leftarrow find\_best\_candidates(C, tl);
7
        if C_{best} is empty then
 8
        C_{best} \leftarrow find\_amnesty\_candidates(C, tl);
 9
        \tau_{best} \leftarrow C_{best};
10
        tl \leftarrow tl \cup \{C_{best}.swap\};
11
        iter \leftarrow iter + 1;
12
13 return \tau_{best}
```

The circuit mapping algorithm based on Tabu search takes a layered circuit and an initial mapping as input and outputs a circuit that can be executed in the specified architecture graph, as shown in Algorithm 13. The transformed circuit mapping of each layer is used as the initial mapping of the next layer. Line 1 regards the initial mapping  $\tau_{ini}$  as the best mapping  $\tau_{best}$ . Lines 3-12 cyclically check whether all all gates in the current layer can be executed under the mapping  $\tau_{ini}$ . If not all the gates are executable or the number of iterations has not reached the given maximum number, the search will continue. Otherwise, the search will terminate. Line 4 gets the current mapping candidate, and Line 7 finds the best mapping in the candidate set. The mapping will first remove the overlapping elements of the candidate set and the tabu list. Then from the remaining candidates, we choose a mapping with the lowest cost. Line 9 are the amnesty rules. When the best candidate is not found, the candidate set elements are all the same as the tabu list elements. The amnesty rules select the mapping with the lowest cost in the candidate set as the best candidate mapping. Lines 10-12 update the best mapping  $\tau_{best}$  and the current mapping  $\tau_{curr}$ , and add the SWAP performed by the best mapping to the tabu list tl, indicating that the SWAP has just been performed. The algorithm would try to avoid reswapping the just swapped qubits. Then it will check whether the termination condition of the algorithm is satisfied. The condition determines whether the number of iterations has reached the maximum number, or the current mapping ensures all gates in the current layer can be executed.

Example 5: Let us continue the previous example. We start searching from the initial mapping. We need to get the candidate SWAP set and select the one with the lower evaluation scores. For  $L_0 = \{g_0, g_1\}$ , the candidate set is  $\{(\mathsf{q}_6, \mathsf{q}_1), (\mathsf{q}_1, \mathsf{q}_0), (\mathsf{q}_6, \mathsf{q}_5), (\mathsf{q}_5, \mathsf{q}_0)\}$ , and the costs are given as follows.

$$\begin{aligned} cost((\mathbf{q}_6,\mathbf{q}_1)) &= 3.0, \ cost((\mathbf{q}_1,\mathbf{q}_0)) = 3.0, \\ cost((\mathbf{q}_6,\mathbf{q}_5)) &= 3.0, \ cost((\mathbf{q}_5,\mathbf{q}_0)) = 3.0. \end{aligned}$$

The algorithm will choose the first SWAP, the mapping becomes

$$\tau_0 = \{q_0 \to \mathsf{q}_{10}, q_1 \to \mathsf{q}_0, q_2 \to \mathsf{q}_1, q_3 \to \mathsf{q}_5, q_4 \to \mathsf{q}_{11}\}.$$

It can be seen that the current mapping ensures the executability of  $g_0$ . The algorithm continues to search for the next layer.

2) Evaluation functions: We can control the search direction by changing the evaluation functions. We test two evaluation functions: one uses the number of auxiliary gates in the generated circuit as the evaluation criterion (1), and the other uses the depth of the generated circuit as the evaluation criterion (2).

$$cost((\mathbf{q_m}, \mathbf{q_n})) = \sum_{g \in L} (dist[\tau(g.control)][\tau(g.target)]) \quad (1)$$

$$cost((\mathbf{q_m}, \mathbf{q_n})) = Depth(L)$$
 (2)

Here  $cost((q_m, q_n))$  represents the cost of executing all the gates of the current layer L after swapping  $q_m$  with  $q_n$ . We only calculate the depth between the unmapped gates as in (1) or the distance of the unmapped gates as in (2).

3) Look ahead: We observe that the number of gates in each layer after layering is small. The output of the i-th (i < n) layer is used as the input of the (i+1)-th layer. Note that any swap operation in the i-th layer will affect the mapping of the (i + 1)-th layer. If we only consider the gates in the current layer when choosing the swapping gates, the swap only satisfies the requirement of the i-th layer, not necessarily the next layer. Therefore, we take the gates in the (i + x)-th (i + x < n) layer into consideration, where x is the number of forward-looking layers. However, it is necessary to give a higher priority to the execution of the gates in the *i*-th layer, so we introduce an attenuation factor  $\delta$ , which controls the influence of the gates in the (i + x)-th layer. Heuristics show that for x = 2,  $\delta = 0.9$ , the final effect is approximately the best. Our evaluation functions in (1) and (2) can be adjusted as (3) and (4), respectively.

$$\begin{aligned} cost((\mathbf{q_m}, \mathbf{q_n})) &= \sum_{g \in L_i} (dist[\tau(g.control)][\tau(g.target)]) + \\ \delta \times \sum_{j=i}^{i+x} \sum_{g \in L_j} (dist[\tau(g.control)][\tau(g.target)]) \end{aligned} \tag{3}$$

$$cost((\mathbf{q_m}, \mathbf{q_n})) = Depth(L_i) + \delta \times Depth(\sum_{j=i}^{i+x} L_j).$$
 (4)

4) Complexity: Given a logical circuit architecture graph  $\mathcal{AG}_{\mathcal{L}} = (V_L, E_L)$  and a physical circuit architecture graph  $\mathcal{AG}_{\mathcal{P}} = (V_P, E_P)$ , we assume that the initial mapping is  $\tau$ , the depth of the circuit is d, and the number of qubits is  $V_L$ . Tabu search deals with one layer at a time, and searches at most d times. Starting from the initial mapping, we first delete the executable gates of the first layer under the initial mapping. Then, the edges of all the shortest paths of all the gates that are not executable in the current layer are added to the candidate set where at least one node is in the gate mapping. In the worst case, the length of the shortest path is  $(|E_P|-1)$  and the size of the candidate set is  $(|E_P|-1)$ . Each SWAP will make the total distance between the gates smaller. In the worst case, the number of SWAPs is  $(|E_P|-1)^{|E_P|-2}$ , but our selection strategy will make the number of SWAPs significantly reduced. The time complexity in the worst case is  $d \times (|E_P|-1)^{(|E_P|-2)}$ , and the space complexity is the size of our candidate set  $(E_P - 1)$ .

# V. EXPERIMENTS

We compare the CSIC algorithm and the circuit adjustment algorithm based on Tabu search TSA with the wghtgraph in [4] and the heuristic algorithm  $A^*$  in [5]. All the experiments are conducted on a Windows machine with 3.3GHz CPU and 10G memory.

First, we compare the efficiency of initial mapping on optm [5], CSIC and wghtgraph [4]. In order to observe the results of these two initial mapping algorithms, we used the same circuit adjustment algorithm  $A^*$  [5]. We have tested 159 circuits. Within five minutes, optm, wghtgraph, and CSIC can handle 125, 107, and 135 circuits, respectively. There are 106 circuits that they can handle. We then compare the wghtgraph algorithm and the CSIC algorithm more closely. The wghtgraph algorithm has 21 circuits with fewer auxiliary gates and 19 circuits with smaller depths, and the CSIC algorithm has 54 circuits with fewer auxiliary gates and 60 circuits with smaller depths. They output 27 circuits with equal depth and 31 circuits with equal auxiliary gates. On average, the auxiliary gates of the CSIC algorithm are reduced by 22.44%, and the depths are reduced by 11.25%. Next, we compare the optm algorithm with the CSIC algorithm. The optm algorithm has 1 circuit with fewer auxiliary gates and 2 circuits with a small depth, while the CSIC algorithm has 101 circuits with fewer auxiliary gates and 100 circuits with a small depth. They have 4 circuits with equal depth and 4 circuits with equal auxiliary gates. The auxiliary gates of the CSIC algorithm are relatively reduced by 27.14%, and the depths are reduced by 10.74%. Table I shows the experimental data on 106 circuits. The three initial mapping algorithms are compared according to the depths of the generated circuits using the same  $A^*$  algorithm, and the numbers of added auxiliary gates. The column headed by CSIC /optm shows the efficiency improvement of the former upon the latter  $(n_{optm} - n_{CSIC})/n_{optm}$ .

We then compare in Table II the use of two indicators  $TSA_{dep}$  and  $TSA_{num}$  that prioritize smaller depths and fewer auxiliary gates, respectively. Using the two indicators as objective functions, we tested 159 circuits. The depths of the

	optm	wgtgraph	CSIC	CSIC /optm	CSIC /wgtgraph
Depths	132709	129399	118450	10.74%	8.46%
Auxiliary gates	20477	19232	14918	27.14%	22.43%

TABLE I: Comparison of optm, wgtgraph and CSIC

benchmarks	#circ.	$TSA_{num}$		$TSA_{dep}$		wgtgraph		SABRE	
benemiarks	#CIIC.	#succ.	time	#succ.	time	#succ.	time	#succ.	time
small	66	66	5	66	5	66	254	19	9651
medium	49	49	8	49	8	41	1595	5	13270
large	44	44	122	44	146	0	-	-	-
total	159	159	135	159	159	107	-	-	-

TABLE II: Comparison of  $TSA_{num}$ ,  $TSA_{dep}$ , wghtgraph and SABRE

final circuits obtained by  $TSA_{num}$  are 7.70% smaller than  $TSA_{dep}$  on average, and the numbers of auxiliary gates added are 26.95% smaller on average. When inserting a SWAP gate, the circuit needs to add 3 CNOT gates, and the depth will be increased by 3. Therefore, if fewer SWAP gates are added, the depths of the circuits will reduce accordingly.

Finally, we compare TSA with wgtgraph. Since the wgtgraph algorithm only uses 2-qubit gates, it is impossible to compare the depths of the generated circuits. Instead, we compare the number of SWAP gates added and the time costs. We set a five-minute timeout period and tested 159 circuits. It turns out that  $TSA_{num}$  only takes 135 seconds and  $TSA_{dep}$ takes 159 seconds. The wgtgraph algorithm takes overtime for the 159 circuts, but only produces valid results for 107 circuits, including 66 small circuits, 41 medium-sized circuits, and no circuit output is produced for any of the 44 large circuits. Although Tabu search can quickly produce results on large circuits, in contrast, more auxiliary gates are added. In the generated circuits obtained by wgtgraph from 107 small and medium-sized circuits, the number of SWAP gates added by wgtgraph is 38.97% (resp. 56.07%) smaller than  $TSA_{num}$ (resp.  $TSA_{den}$ ) on average. The Tabu search can quickly output converted circuits on large circuits, but wgtgraph cannot get results in the predefined time bound. Since our candidate set is too small to be able to process the circuit quickly, but this also leads to an increase in the insertion of additional gates. As to SABRE, when dealing with 159 circuits with a five-minute limit for each circuit, it successfully produces results for only 19 small circuits, 5 medium-sized circuits. The detailed results of the circuit comparisons are in the Appendices.

## VI. CONCLUSION

We propose a scalable algorithm for quantum circuit transformation. First, we use a subgraph isomorphism algorithm and a mapping completion method based on the connectivity between qubits to generate a high-quality initial mapping. Secondly we exploit a look-ahead heuristic search taking into account the influence of the pre-layer circuit mapping to reduce the number of auxiliary gates, and complete the transformation. Finally, we compare the influence of initial mapping with the state-of-the-art algorithm wghtgraph and optm and also compare the overall efficiency with optm, wghtgraph, and SABRE. Experimental results show that the initial mapping generated by CSIC have fewer SWAP gates

inserted and the results can be obtained in an acceptable amount of time. Most small and medium-sized circuits can be handled in a few seconds. For large circuits, the results can be obtained within a few minutes, but the cost of insertion may be lareger than that of wgtgraph. We introduce a lookahead method to make each selected SWAP more in line with the constraints of the gates to be processed. In the future, we will investigate how to reduce the number of inserted auxiliary gates and increase the speed. We will also apply the proposed method to more NISQ devices.

#### REFERENCES

- [1] J. Preskill, "Quantum Computing in the NISQ era and beyond," *Quantum*, vol. 2, p. 79, 2018.
- [2] S. Sun and Q. Luo, "In-memory subgraph matching: An in-depth study," in *Proceedings of the 2020 International Conference on Management of Data*. ACM, 2020, pp. 1083–1098.
- [3] F. W. Glover, "Tabu search part II," Informs Journal on Computing, vol. 2, no. 1, pp. 4–32, 1990.
- [4] S. Li, Z. Xiangzhen, and Y. Feng, "Qubit mapping based on subgraph isomorphism and filtered depth-limited search," *IEEE Transactions on Computers*, pp. 1–1, 2020.
- [5] A. Zulehner, A. Paler, and R. Wille, "An efficient methodology for mapping quantum circuits to the IBM QX architectures," *IEEE Transactions* on Computer-Aided Design of Integrated Circuits and Systems, no. 7, pp. 1226–1236, 2019.
- [6] G. Li, Y. Ding, and Y. Xie, "Tackling the qubit mapping problem for nisq-era quantum devices," in *Proceedings of the 24th International Conference on Architectural Support for Programming Languages and Operating Systems*. ACM, 2019, pp. 1001–1014.
- [7] [Online]. Available: https://www.ibm.com/quantum-computing/
- [8] [Online]. Available: https://www.qiskit.org/
- [9] A. Paler, "On the influence of initial qubit placement during NISQ circuit compilation," 2018, abs/1811.08985.
- [10] X. Zhou, S. Li, and Y. Feng, "Quantum circuit transformation based on simulated annealing and heuristic search," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 39, no. 12, pp. 4683–4694, 2020.
- [11] A. Kissinger and A. M. de Griend, "CNOT circuit extraction for topologically-constrained quantum memories," *Quantum Inf. Comput.*, vol. 20, no. 7&8, pp. 581–596, 2020.
- [12] B. Nash, V. Gheorghiu, and M. Mosca, "Quantum circuit optimizations for NISQ architectures," *Quantum Science and Technology*, vol. 5, no. 2, p. 025010, 2020.
- [13] D. Venturelli, M. Do, E. G. Rieffel, and J. Frank, "Temporal planning for compilation of quantum approximate optimization circuits," in *Proceed*ings of the 26th International Joint Conference on Artificial Intelligence, 2017, pp. 4440–4446.
- [14] D. E. Bernal, K. E. C. Booth, R. Dridi, H. Alghassi, S. R. Tayur, and D. Venturelli, "Integer programming techniques for minor-embedding in quantum annealers," in *Proceedings of the 17th International Conference* on Integration of Constraint Programming, Artificial Intelligence, and Operations Research, ser. Lecture Notes in Computer Science, vol. 12296. Springer, 2020, pp. 112–129.

- [15] A. A. A. de Almeida, G. W. Dueck, and A. C. R. da Silva, "Finding optimal qubit permutations for IBM's quantum computer architectures," in *Proceedings of the 32nd Symposium on Integrated Circuits and Systems Design*. ACM, 2019, p. 13.
- [16] P. Murali, N. M. Linke, M. Martonosi, A. Javadi-Abhari, N. H. Nguyen, and C. H. Alderete, "Full-stack, real-system quantum computer studies: architectural comparisons and design insights," in *Proceedings of the 46th International Symposium on Computer Architecture*. ACM, 2019, pp. 527–540.
- [17] M. Y. Siraichi, V. F. dos Santos, S. Collange, and F. M. Q. Pereira, "Qubit allocation," in *Proceedings of the 2018 International Symposium on Code Generation and Optimization*. ACM, 2018, pp. 113–125.
- [18] A. Shafaei, M. Saeedi, and M. Pedram, "Optimization of quantum circuits for interaction distance in linear nearest neighbor architectures," in *Proceedings of the 50th Annual Design Automation Conference*. ACM, 2013, pp. 41:1–41:6.
- [19] G. G. Guerreschi and J. Park, "Two-step approach to scheduling quantum circuits," *Quantum Science and Technology*, vol. 3, no. 4, p. 045003, 03 2018.
- [20] A. Matsuo and S. Yamashita, "An efficient method for quantum circuit placement problem on a 2-d grid," in *Proceedings of the 11th Inter*national Conference on Reversible Computation, ser. Lecture Notes in Computer Science, vol. 11497. Springer, 2019, pp. 162–168.
- [21] A. Cowtan, S. Dilkes, R. Duncan, A. Krajenbrink, W. Simmons, and S. Sivarajah, "On the qubit routing problem," in *Proceedings of the 14th Conference on the Theory of Quantum Computation, Communication and Cryptography*, ser. LIPIcs, vol. 135, 2019, pp. 5:1–5:32.
- [22] S. S. Tannu and M. K. Qureshi, "Not all qubits are created equal: A case for variability-aware policies for nisq-era quantum computers," in *Proceedings of the 24th International Conference on Architectural Support for Programming Languages and Operating Systems*. ACM, 2019, pp. 987–999.
- [23] O. Daei, K. Navi, and M. Z. Moghadam, "Optimized quantum circuit partitioning," CoRR, vol. abs/2005.11614, 2020.
- [24] A. Barenco, C. Bennett, R. Cleve, D. DiVincenzo, N. Margolus, P. Shor, T. Sleator, J. Smolin, and H. Weinfurter, "Elementary gates for quantum computation," *Physical Review A*, vol. 52, no. 5, pp. 3457–3467, 1995.
- [25] M. Möttönen and J. Vartiainen, Decompositions of general quantum gates. Nova Science Publishers Inc, 2006.
- [26] Y. Zhang, H. Deng, Q. Li, H. Song, and L. Nie, "Optimizing quantum programs against decoherence: Delaying qubits into quantum superposition," in 2019 International Symposium on Theoretical Aspects of Software Engineering. IEEE, 2019, pp. 184–191.

#### APPENDIX

# EXPERIMENTAL DETAILS OF THE ADDED SWAP GATE AND DEPTH OF THE OUTPUT CIRCUIT

The qubit no. indicates the number of qubits in the circuit, the CNOT no. indicates the number of initial CNOT gates, TSA<sub>num</sub>, TSA<sub>dep</sub>, optm, wghtgr, SABRE indicate the number of CNOT gates added by the TSA using their respective circuit transformation methods. Since wghtgr and SABRE do not count the depth of the converted circuit, no comparison is made. '-' means that the circuit cannot be successfully transformed within five minutes.

Table III and Table IV show the circuits that  $TSA_{num}$ ,  $TSA_{dep}$ , optm, wghtgr can successfully transform, and calculate the total number of gates added by them. Table V shows the circuits that optm, wghtgr, and SABRE may not be able to handle. Table VI VII shows the depth of the circuit after  $TSA_{num}$ ,  $TSA_{dep}$ , optm can be successfully transform. Table VIII shows the circuits that optm cannot handle.

Circuit	qubit	CNOT	TSA <sub>num</sub>	TSA <sub>dep</sub>	optm	wghtgr	SABRE
name	no.	no.	added	added	added	added	added
decod24-enable_126	6	149	27	50	60	16	-
4mod5-v0_19	5	16	0	0	0	0	11
4mod5-v0_18	5	31	2 4	5	4	2	-
mod5d2_64 4gt4-v0_72	5 6	25 113	14	5 10	8 33	3 13	60
alu-v3_35	5	18	2	4	8	3	12
4gt4-v0_73	6	179	25	40	76	19	-
alu-v3_34	5	24	2	3	7	3	28
3_17_13	3	17	0	0	6	0	_
4gt4-v0_78	6	109	12	8	48	4	281
4gt4-v0_79	6	105	16	17	48	3	-
4mod7-v1_96	5	72	16	19	27	6	-
mod10_171	5	108	17	20	39	8	-
ex2_227	7	275	46	55	121	25	-
mod10_176	5 14	78 104	14 11	14 13	38 49	5 1	-
0410184_169 4mod5-v0_20	5	104	0	0	49	0	12
aj-e11_165	5	69	8	8	33	6	- 12
alu-v1_28	5	18	2	4	11	3	_
f2_232	8	525	92	104	218	72	-
4gt12-v0_86	6	116	8	31	48	3	-
4gt12-v0_87	6	112	7	30	45	2	148
4gt12-v0_88	6	86	8	13	25	6	-
alu-v1_29	5	17	4	4	11	3	-
ham7_104	7	149	30	31	68	16	-
C17_204	7	205	26	53	99	23	-
xor5_254	6	5	0	0	1	0	- 72
hwb4_49 rd73_140	5 10	107 104	14 25	15 29	38 35	10 19	73
decod24-v0_38	4	23	0	0	6	0	12
rd53_131	7	200	21	39	98	12	-
rd53_133	7	256	39	55	102	17	-
rd53_135	7	134	22	33	38	22	-
sys6-v0_111	10	98	18	30	38	15	-
decod24-v2_43	4	22	0	0	9	0	36
rd53_138	8	60	13	19	23	8	-
rd32-v0_66	4	16	0	0	6	0	21
sym9_146	12 5	148 30	31	52	54 13	28 0	-
4gt13-v1_93 graycode6_47	6	5	0 0	0	0	0	-
4mod5-bdd 287	7	31	2	6	8	2	_
ham3 102	3	11	0	0	3	0	12
4gt4-v0_80	6	79	8	14	22	4	-
ex-1_166	3	9	0	0	3	0	-
mod5mils_65	5	16	0	0	6	0	16
0example	5	9	1	2	5	1	-
alu-v4_36	5	51	12	8	22	2	108
alu-v4_37	5	18	2	4	8	3	21
ex1_226 one-two-three-v0 98	6	5 65	0 11	0	1 32	0 5	6
one-two-three-v0_98 one-two-three-v0_97	5 5	128	21	13 23	64	12	-
one-two-three-v3_101	5	32	3	4	14	3	_
rd32_270	5	36	3	3	6	4	-
rd53_130	7	448	89	100	190	52	-
rd53_251	8	564	74	131	230	44	-
4mod5-v1_24	5	16	0	0	3	0	-
mod5adder_127	6	239	21	47	111	21	-
4_49_16	5	99	20	16	40	6	-
hwb5_53 ex3_229	6	598	92	168	173	57	-
ex3_229 4gt10-v1 81	6 5	175 66	8 13	7 15	50 28	8 4	-
alu-v2_32	5	72	13	17	27	4	-
alu-v2_31	5	198	39	51	85	16	-
alu-v2_30	6	223	38	45	96	17	-
sf_276	6	336	51	38	138	12	-
decod24-v1_41	5	38	4	4	14	1	-
sf_274	6	336	10	21	82	11	370
4gt4-v1_74	6	119	9	24	37	6	-
alu-v2_33	5	17	4	150	8	2	14
cm152a_212 cnt3-5_179	12 16	532 85	101	150	168 35	42 1	-
CIII.3-3_179	10	0.0	l 0		رد	1	_

TABLE III: Comparison of the numbers of SWAP gates added by the output circuits on the IBM Q20

Circuit	qubit	CNOT	$TSA_{num}$	$TSA_{dep}$	optm	wghtgr	SABRE
name	no.	no.	added	added	added	added	added
sym6_316	14	123	32	33	56	18	-
4mod5-v1_22	5	11	0	0	5	0	21
4mod5-v1_23	5	32	5	5	4	2	-
mini_alu_305	10	77	11	19	28	9	-
alu-v0_26	5	38	7	10	13	4	-
alu-bdd_288	7	38	4	11	16	5	-
alu-v0_27	5	17	2	4	11	3	-
4gt13_91	5	49	7	7	10	2	-
4gt5_77	5	58	12	12	20	3	-
4gt13_92	5	30	0	0	14	0	51
4gt5_76	5	46	7	10	24	7	-
4gt5_75	5	38	5	11	16	3	-
4gt12-v1_89	6	100	19	23	38	9	-
one-two-three-v1_99	5	59	11	10	26	5	-
4gt13_90	5	53	7	7	13	3	53
ising_model_10	10	90	0	0	27	0	-
ising_model_13	13	120	0	0	9	0	-
4gt11_84	5	9	0	0	3	0	12
4gt11_83	5	14	0	0	0	0	-
mod5d1_63	5	13	0	0	1	0	28
4gt11_82	5	18	1	1	1	1	-
ising_model_16	16	150	0	0	5	0	-
decod24-v3_45	5	64	14	14	32	5	-
rd32-v1_68	4	16	0	0	6	0	_
mini-alu_167	5	126	27	27	49	10	-
one-two-three-v2_100	5	32	3	4	8	3	-
4mod7-v0_94	5	72	8	14	36	4	-
cm82a_208	8	283	45	75	84	16	-
mod8-10_178	6	152	5	13	13	25	-
mod8-10_177	6	196	14	25	58	34	-
majority_239	7	267	39	43	105	28	-
qft_10	10	90	23	34	30	15	-
miller_11	3	23	0	0	9	0	36
decod24-bdd_294	6	32	3	3	9	4	-
con1_216	9	415	75	101	177	56	-
total	664	11540	1618	2250	4260	990	-

TABLE IV: Comparison of the numbers of SWAP gates added by the output circuits on the IBM Q20

Circuit	qubit	CNOT	$TSA_{num}$	$TSA_{dep}$	optm	wghtgr	SABRE
name	no.	no.	added	added	added	added	added
max46_240	10	11844	2648	3762	_	-	_
rd73_252	10	2319	521	751	708	_	_
cycle10_2_110	12	2648	712	1026	961	_	_
sqrt8 260	12	1314	378	481	457	_	_
urf4_187	11	224028	45463	60958	-	_	_
sqn_258	10	4459	1072	1455	_	_	_
radd 250	13	1405	342	458	511	_	_
ham15_107	15	3858	1228	1894	-	_	_
sao2_257	14	16864	5076	7050	_	_	_
sym9_148	10	9408	1812	2746	_	_	_
urf5_280	9	23764	-		_	_	_
square_root_7	15	3089	858	2212	_	_	_
hwb7_59	8	10681	2360	3539	3722	_	_
wim_266	11	427	74	118	147	_	_
urf2_152	8	35210	8458	11855	10577	_	_
urf5_158	9	71932	19415	25309	10377	_	_
urf2_277	8	10066	2706	3760	3782	_	_
life_238	11	9800	2593	3579	3762	_	
root 255	13	7493	1857	2929	_	_	_
9symml_195	11	15232	4053	5660	_	_	_
sym10_262	12	28084	7806	11259	_	_	_
dc1 220	11	833	164	193	371	_	
cm42a_207	14	771	129	211	294	_	-
rd53_311	13	124	37	49	51	_	-
dc2_222	15	4131	1438	1718	-	-	-
rd84_142	15	154	42	64	50	_	_
z4_268	11	1343	294	435	-	_	_
sym6_145	7	1701	250	449	750	-	_
co14_215	15	7840	2587	3535	- 750	_	_
cnt3-5_180	16	215	47	73	79	_	-
mlp4 245	16	8232	2771	3872	-	_	_
hwb8_113	9	30372	7057	10211	_	_	-
qft_16	16	240	777	147	_	-	-
plus63mod4096_163	13	56329	17748	23875	_	_	-
	9	80878	21602	29125		_	-
urf1_149	10	185276	48390	63552	-	-	-
urf3_155	1		l	I	_	_	-
urf3_279	10	60380	16975 21751	23211 29612	-	_	-
hwb9_119	10 14	90955			-	-	-
plus63mod8192_164	1	81865	26663	34999	204	-	-
pm1_249	14	771	129	211	294	-	-
sym9_193	11	15232	4053	5660	-	-	-
misex1_241	15	2100	358	612	600	-	-
urf1_278	9	26692	7238	10150	200	-	-
squar5_261	13	869	181	283	290	-	-
ground_state_estimation_10	13	154209	13467	22255	15221	-	-
adr4_197	13	1498	417	532	-	-	-
hwb6_56	7	2952	619	933	909	-	-
clip_206	14	14772	4362	6089	-	-	-
cm85a_209	14	4986	1358	1874	-	-	-
rd84_253	12	5960	1704	2381	-	-	-
dist_223	13	16624	4665	6235	-	-	-
inc_237	16	4636	1048	1714	-	-	-
urf6_160	15	75180	24711	33358	-	-	-

TABLE V: Comparison of the numbers of SWAP gates added by the output circuits on the IBM Q20

name	optm
4mod5-v0_19         5         16         21         16         16           4mod5-v0_18         5         31         40         37         46           mod5d2_64         5         25         32         37         40           4gt4-v0_72         6         113         137         155         143           alu-v3_355         5         18         22         24         30           4gt4-v0_73         6         179         227         254         299           alu-v3_34         5         24         30         30         33           3_17_13         3         17         22         17         17           4gt4-v0_78         6         109         137         145         133           4gt4-v0_79         6         105         132         153         156           4mod7-v1_96         5         72         94         120         129           mod10_171         5         108         139         159         168           ex2_227         7         275         355         413         440           mod10_176         5         78         101         12 <t< td=""><td>depths</td></t<>	depths
4mod5-v0_18         5         31         40         37         46           mod5d2_644         5         25         32         37         40           4gt4-v0_72         6         113         137         155         143           alu-v3_35         5         18         22         24         30           4gt4-v0_73         6         179         227         254         299           alu-v3_34         5         24         30         30         33           3_17_13         3         17         22         17         17           4gt4-v0_78         6         109         137         145         133           4gt0-v0_79         6         105         132         153         156           4mod7-v1_96         5         72         94         120         129           mod10_171         5         108         139         159         168           ex2_227         7         275         355         413         440           mod10_176         5         78         101         120         120           rd73_252         10         2319         2867         3882	358
mod5d2_64         5         25         32         37         40           4gt4-v0_72         6         113         137         155         143           alu-v3_35         5         18         22         24         30           4gt4-v0_73         6         179         227         254         299           alu-v3_34         5         24         30         30         33           3_17_13         3         17         22         17         17           4gt4-v0_78         6         109         137         145         133           4gt4-v0_79         6         105         132         153         156           4mod7-v1_96         5         72         94         120         129           mod10_171         5         108         139         159         168           ex2_227         7         275         355         413         440           mod10_176         5         78         101         120         120           rd73_252         10         2319         2867         3882         4572           cycle10_2_110         12         2648         3386         4784	21
4gt4-v0_72         6         113         137         155         143           alu-v3_35         5         18         22         24         30           alu-v3_34         5         24         30         30         33           3_17_13         3         17         22         17         17           4gt4-v0_78         6         109         137         145         133           4gt4-v0_79         6         105         132         153         156           4mod7-v1_96         5         72         94         120         129           mod10_171         5         108         139         159         168           ex2_227         7         275         355         413         440           mod10_176         5         78         101         120         120           rd73_252         10         2319         2867         3882         4572           cycle10_2_110         12         2648         3386         4784         5726           0410184_169         14         104         104         137         143           4mod5-v0_20         5         10         12	48 53
Section	233
4gt4-v0_73         6         179         227         254         299           alu-v3_34         5         24         30         30         33           3_17_13         3         17         22         17         17           4gt4-v0_78         6         109         137         145         133           4gt4-v0_79         6         105         132         153         156           4mod7-v1_96         5         72         94         120         129           mod10_171         5         108         139         159         168           ex2_227         7         275         355         413         440           mod10_176         5         78         101         120         120           rd73_252         10         2319         2867         3882         4572           cycle10_2_110         12         2648         3386         4784         5726           0410184_169         14         104         104         137         143           4mod5-v0_20         5         10         12         10         10           sqre11_165         5         69         86	44
alu-v3_34         5         24         30         30         33           3_17_13         3         17         22         17         17           4gt4-v0_78         6         109         137         145         133           4gt4-v0_79         6         105         132         153         156           4mod7-v1_96         5         72         94         120         129           mod10_171         5         108         139         159         168           ex2_227         7         275         355         413         440           mod10_176         5         78         101         120         120           rd73_252         10         2319         2867         3882         4572           cycle10_2_110         12         2648         3386         4784         5726           0410184_169         14         104         104         137         143           4mod5-v0_20         5         10         12         10         10           sqr8_260         12         1314         1661         2448         2757           aj-e11_165         5         69         86	442
3_17_13         3         17         22         17         17           4gt4-v0_78         6         109         137         145         133           4gt4-v0_79         6         105         132         153         156           4mod7-v1_96         5         72         94         120         129           mod10_171         5         108         139         159         168           ex2_227         7         275         355         413         440           mod10_176         5         78         101         120         120           rd73_252         10         2319         2867         3882         4572           cycle10_2_110         12         2648         3386         4784         5726           0410184_169         14         104         104         137         143           4mod5-v0_20         5         10         12         10         10           sqrt8_260         12         1314         1661         2448         2757           aj-e11_165         5         69         86         93         93           alu-v1_28         5         18         22	49
4gt4-v0_78         6         109         137         145         133           4gt4-v0_79         6         105         132         153         156           4mod7-v1_96         5         72         94         120         129           mod10_171         5         108         139         159         168           ex2_227         7         275         355         413         440           mod10_176         5         78         101         120         120           rd73_252         10         2319         2867         3882         4572           cycle10_2_110         12         2648         3386         4784         5726           0410184_169         14         104         104         137         143           4mod5-v0_20         5         10         12         10         10           sqrt8_260         12         1314         1661         2448         2757           aj-e11_165         5         69         86         93         93           alu-v1_28         5         18         22         24         30           f2_232         8         525         668	40
4gt4-v0_79         6         105         132         153         156           4mod7-v1_96         5         72         94         120         129           mod10_171         5         108         139         159         168           ex2_227         7         275         355         413         440           mod10_176         5         78         101         120         120           rd73_252         10         2319         2867         3882         4572           cycle10_2_110         12         2648         3386         4784         5726           0410184_169         14         104         104         137         143           4mod5-v0_20         5         10         12         10         10           sqrt8_260         12         1314         1661         2448         2757           aj-e11_165         5         6         9         86         93         93           alu-v1_28         5         18         22         24         30           f2_232         8         525         668         801         837           radd_250         13         1405	266
mod10_171         5         108         139         159         168           ex2_227         7         275         355         413         440           mod10_176         5         78         101         120         120           rd73_252         10         2319         2867         3882         4572           cycle10_2_110         12         2648         3386         4784         5726           0410184_169         14         104         104         137         143           4mod5-v0_20         5         10         12         10         10           sqrt8_260         12         1314         1661         2448         2757           aj-e11_165         5         69         86         93         93           alu-v1_28         5         18         22         24         30           f2_232         8         525         668         801         837           radd_250         13         1405         1781         2431         2779           4gt12-v0_86         6         116         135         140         209           4gt12-v0_88         6         86         108 <td>259</td>	259
ex2_227         7         275         355         413         440           mod10_176         5         78         101         120         120           rd73_252         10         2319         2867         3882         4572           cycle10_2_110         12         2648         3386         4784         5726           0410184_169         14         104         104         137         143           4mod5-v0_20         5         10         12         10         10           sqrt8_260         12         1314         1661         2448         2757           aj-e11_165         5         69         86         93         93           alu-v1_28         5         18         22         24         30           f2_232         8         525         668         801         837           radd_250         13         1405         1781         2431         2779           4gt12-v0_86         6         112         131         133         202           4gt12-v0_88         6         86         108         110         125           alu-v1_29         5         17         22	168
mod10_176         5         78         101         120         120           rd73_252         10         2319         2867         3882         4572           cycle10_2_110         12         2648         3386         4784         5726           0410184_169         14         104         104         137         143           4mod5-v0_20         5         10         12         10         10           sqrt8_260         12         1314         1661         2448         2757           aj-e11_165         5         69         86         93         93           alu-v1_28         5         18         22         24         30           f2_232         8         525         668         801         837           radd_250         13         1405         1781         2431         2779           4gt12-v0_86         6         116         135         140         209           4gt12-v0_88         6         86         108         110         125           alu-v1_29         5         17         22         29         29           ham7_104         7         149         185	257
rd73_252         10         2319         2867         3882         4572           cycle10_2_110         12         2648         3386         4784         5726           0410184_169         14         104         104         137         143           4mod5-v0_20         5         10         12         10         10           sqrt8_260         12         1314         1661         2448         2757           aj-e11_165         5         69         86         93         93           alu-v1_28         5         18         22         24         30           f2_232         8         525         668         801         837           radd_250         13         1405         1781         2431         2779           4gt12-v0_86         6         116         135         140         209           4gt12-v0_87         6         112         131         133         202           4gt12-v0_88         6         86         108         110         125           alu-v1_29         5         17         22         29         29           ham7_104         7         149         185 <td>679</td>	679
cycle10_2_110         12         2648         3386         4784         5726           0410184_169         14         104         104         137         143           4mod5-v0_20         5         10         12         10         10           sqrt8_260         12         1314         1661         2448         2757           aj-e11_165         5         69         86         93         93           alu-v1_28         5         18         22         24         30           f2_232         8         525         668         801         837           radd_250         13         1405         1781         2431         2779           4gt12-v0_86         6         116         135         140         209           4gt12-v0_87         6         112         131         133         202           4gt12-v0_88         6         86         108         110         125           alu-v1_29         5         17         22         29         29           ham7_104         7         149         185         239         242           C17_204         7         205         253	204
0410184_169         14         104         104         137         143           4mod5-v0_20         5         10         12         10         10           sqrt8_260         12         1314         1661         2448         2757           aj-e11_165         5         69         86         93         93           alu-v1_28         5         18         22         24         30           f2_232         8         525         668         801         837           radd_250         13         1405         1781         2431         2779           4gt12-v0_86         6         116         135         140         209           4gt12-v0_88         6         86         108         110         125           alu-v1_29         5         17         22         29         29           ham7_104         7         149         185         239         242           C17_204         7         205         253         283         364           xor5_254         6         5         5         5         5         5           hwb4_49         5         107         134	4601
4mod5-v0_20         5         10         12         10         10           sqrt8_260         12         1314         1661         2448         2757           aj-e11_165         5         69         86         93         93           alu-v1_28         5         18         22         24         30           f2_232         8         525         668         801         837           radd_250         13         1405         1781         2431         2779           4gt12-v0_86         6         116         135         140         209           4gt12-v0_87         6         112         131         133         202           4gt12-v0_88         6         86         108         110         125           alu-v1_29         5         17         22         29         29           ham7_104         7         149         185         239         242           C17_204         7         205         253         283         364           xor5_254         6         5         5         5         5           hwb4_49         5         107         134         149	5826
sqrt8_260         12         1314         1661         2448         2757           aj-e11_165         5         69         86         93         93           alu-v1_28         5         18         22         24         30           f2_232         8         525         668         801         837           radd_250         13         1405         1781         2431         2779           4gt12-v0_86         6         116         135         140         209           4gt12-v0_87         6         112         131         133         202           4gt12-v0_88         6         86         108         110         125           alu-v1_29         5         17         22         29         29           ham7_104         7         149         185         239         242           C17_204         7         205         253         283         364           xor5_254         6         5         5         5         5           hwb4_49         5         107         134         149         152           rd73_140         10         104         92         179	191
aj-e11_165         5         69         86         93         93           alu-v1_28         5         18         22         24         30           f2_232         8         525         668         801         837           radd_250         13         1405         1781         2431         2779           4gt12-v0_86         6         116         135         140         209           4gt12-v0_87         6         112         131         133         202           4gt12-v0_88         6         86         108         110         125           alu-v1_29         5         17         22         29         29           ham7_104         7         149         185         239         242           C17_204         7         205         253         283         364           xor5_254         6         5         5         5         5           hwb4_49         5         107         134         149         152           rd73_140         10         104         92         179         191           decod24-v0_38         4         23         30         23	24
alu-v1_28         5         18         22         24         30           f2_232         8         525         668         801         837           radd_250         13         1405         1781         2431         2779           4gt12-v0_86         6         116         135         140         209           4gt12-v0_87         6         112         131         133         202           4gt12-v0_88         6         86         108         110         125           alu-v1_29         5         17         22         29         29           ham7_104         7         149         185         239         242           C17_204         7         205         253         283         364           xor5_254         6         5         5         5         5           hwb4_49         5         107         134         149         152           rd73_140         10         104         92         179         191           decod24-v0_38         4         23         30         23         23           rd53_133         7         256         327         373	2787
f2_232         8         525         668         801         837           radd_250         13         1405         1781         2431         2779           4gt12-v0_86         6         116         135         140         209           4gt12-v0_87         6         112         131         133         202           4gt12-v0_88         6         86         108         110         125           alu-v1_29         5         17         22         29         29           ham7_104         7         149         185         239         242           C17_204         7         205         253         283         364           xor5_254         6         5         5         5         5           hwb4_49         5         107         134         149         152           rd73_140         10         104         92         179         191           decod24-v0_38         4         23         30         23         23           rd53_131         7         200         261         263         317           rd53_135         7         134         159         200	184 50
radd_250         13         1405         1781         2431         2779           4gt12-v0_86         6         116         135         140         209           4gt12-v0_87         6         112         131         133         202           4gt12-v0_88         6         86         108         110         125           alu-v1_29         5         17         22         29         29           ham7_104         7         149         185         239         242           C17_204         7         205         253         283         364           xor5_254         6         5         5         5         5           hwb4_49         5         107         134         149         152           rd73_140         10         104         92         179         191           decod24-v0_38         4         23         30         23         23           rd53_131         7         200         261         263         317           rd53_135         7         134         159         200         233           sys6-v0_111         10         98         75         152	1268
4gt12-v0_86         6         116         135         140         209           4gt12-v0_87         6         112         131         133         202           4gt12-v0_88         6         86         108         110         125           alu-v1_29         5         17         22         29         29           ham7_104         7         149         185         239         242           C17_204         7         205         253         283         364           xor5_254         6         5         5         5         5           hwb4_49         5         107         134         149         152           rd73_140         10         104         92         179         191           decod24-v0_38         4         23         30         23         23           rd53_131         7         200         261         263         317           rd53_133         7         256         327         373         421           rd53_135         7         134         159         200         233           sys6-v0_111         10         98         75         152	3093
4gt12-v0_87         6         112         131         133         202           4gt12-v0_88         6         86         108         110         125           alu-v1_29         5         17         22         29         29           ham7_104         7         149         185         239         242           C17_204         7         205         253         283         364           xor5_254         6         5         5         5         5           hwb4_49         5         107         134         149         152           rd73_140         10         104         92         179         191           decod24-v0_38         4         23         30         23         23           rd53_131         7         200         261         263         317           rd53_133         7         256         327         373         421           rd53_135         7         134         159         200         233           sys6-v0_111         10         98         75         152         188           decod24-v2_43         4         22         30         22	254
4gt12-v0_88         6         86         108         110         125           alu-v1_29         5         17         22         29         29           ham7_104         7         149         185         239         242           C17_204         7         205         253         283         364           xor5_254         6         5         5         5         5           hwb4_49         5         107         134         149         152           rd73_140         10         104         92         179         191           decod24-v0_38         4         23         30         23         23           rd53_131         7         200         261         263         317           rd53_133         7         256         327         373         421           rd53_135         7         134         159         200         233           sys6-v0_111         10         98         75         152         188           decod24-v2_43         4         22         30         22         22	246
alu-v1_29         5         17         22         29         29           ham7_104         7         149         185         239         242           C17_204         7         205         253         283         364           xor5_254         6         5         5         5         5           hwb4_49         5         107         134         149         152           rd73_140         10         104         92         179         191           decod24-v0_38         4         23         30         23         23           rd53_131         7         200         261         263         317           rd53_133         7         256         327         373         421           rd53_135         7         134         159         200         233           sys6-v0_111         10         98         75         152         188           decod24-v2_43         4         22         30         22         22	176
C17_204         7         205         253         283         364           xor5_254         6         5         5         5         5           hwb4_49         5         107         134         149         152           rd73_140         10         104         92         179         191           decod24-v0_38         4         23         30         23         23           rd53_131         7         200         261         263         317           rd53_133         7         256         327         373         421           rd53_135         7         134         159         200         233           sys6-v0_111         10         98         75         152         188           decod24-v2_43         4         22         30         22         22	46
xor5_254         6         5         5         5         5           hwb4_49         5         107         134         149         152           rd73_140         10         104         92         179         191           decod24-v0_38         4         23         30         23         23           rd53_131         7         200         261         263         317           rd53_133         7         256         327         373         421           rd53_135         7         134         159         200         233           sys6-v0_111         10         98         75         152         188           decod24-v2_43         4         22         30         22         22	367
hwb4_49         5         107         134         149         152           rd73_140         10         104         92         179         191           decod24-v0_38         4         23         30         23         23           rd53_131         7         200         261         263         317           rd53_133         7         256         327         373         421           rd53_135         7         134         159         200         233           sys6-v0_111         10         98         75         152         188           decod24-v2_43         4         22         30         22         22	512
rd73_140         10         104         92         179         191           decod24-v0_38         4         23         30         23         23           rd53_131         7         200         261         263         317           rd53_133         7         256         327         373         421           rd53_135         7         134         159         200         233           sys6-v0_111         10         98         75         152         188           decod24-v2_43         4         22         30         22         22	8
decod24-v0_38         4         23         30         23         23           rd53_131         7         200         261         263         317           rd53_133         7         256         327         373         421           rd53_135         7         134         159         200         233           sys6-v0_111         10         98         75         152         188           decod24-v2_43         4         22         30         22         22	236
rd53_131     7     200     261     263     317       rd53_133     7     256     327     373     421       rd53_135     7     134     159     200     233       sys6-v0_111     10     98     75     152     188       decod24-v2_43     4     22     30     22     22	147
rd53_133     7     256     327     373     421       rd53_135     7     134     159     200     233       sys6-v0_111     10     98     75     152     188       decod24-v2_43     4     22     30     22     22	49
rd53_135	509
sys6-v0_111     10     98     75     152     188       decod24-v2_43     4     22     30     22     22	596
decod24-v2_43	261 142
	57
	23025
rd53_138	90
rd32-v0_66 4 16 20 16 16	39
sym9_146   12   148   127   241   304	235
4gt13-v1_93	76
graycode6_47   6   5   5   5	5
wim_266 11 427 514 649 781	912
urf2_152	71645
urf2_277	20336
4mod5-bdd_287 7 31 41 37 49	59
ham3_102	22 164
4gt4-v0_80	22
mod5mils_65	40
0example 5 9 6 12 15	15
alu-v4_36 5 51 66 87 75	128
alu-v4_37	44
ex1_226 6 5 5 5 5	8
one-two-three-v0_98 5 65 82 98 104	174
one-two-three-v0_97 5 128 163 191 197	331
one-two-three-v3_101	73
rd32_270	64
dc1_220	2035
rd53_130	1073
rd53_251	1341
cm42a_207	1739
rd53_311	234 30
mod5adder_127	
4_49_16	1
hwb5_53 6 598 758 874 1102	609
ex3_229 6 175 226 199 196	1

TABLE VI: Comparison of the depths of the output circuits on the IBM Q20

Cimovit	auhit	CNOT	dontho	TCA	TCA	o m t ma
Circuit	qubit	CNOT	depths	TSA <sub>num</sub>	TSA <sub>dep</sub>	optm depths
name rd84 142	no.	no. 154	no. 110	depths 280	depths 346	195
4gt10-v1_81	15 5	66	84	105	111	158
alu-v2_32	5	72	92	114	123	163
alu-v2_32 alu-v2_31	5	198	255	315	351	490
alu-v2_31 alu-v2_30	6	223	285	337	358	552
_	7	1701	2187	2451	3048	4294
sym6_145 sf_276	6	336	435	489	450	830
decod24-v1_41	5	38	50	50	50	92
_	6	336	436	366	399	663
sf_274 4gt4-v1 74	6	119	154	146	191	259
8 =	5		22	29	29	43
alu-v2_33	16	17 215	209	356	434	372
cnt3-5_180		I	684		-	l
cm152a_212	12	532		835	982	1125
cnt3-5_179	16 14	85	61	103	103	124
sym6_316		123	135	219	222	280
4mod5-v1_22	5	11	12	11	11	27
4mod5-v1_23	5	32	41	47	47	49
mini_alu_305	10	77	71	110	134	139
alu-v0_26	5 7	38	49 48	59	68	83
alu-bdd_288		38		50	71	86
alu-v0_27	5	17	21	23	29	45
4gt13_91	5	49	61	70	70	88
4gt5_77	5	58	74	94	94	132
4gt13_92	5	30	38	30	30	77
4gt5_76	5	46	56	67	76	125
4gt5_75	5	38	47	53	71	95
4gt12-v1_89	6	100	130	157	169	239
one-two-three-v1_99	5 5	59	76	92	89	146
4gt13_90		53	65	74	74	100
pm1_249	14	771	940	1158	1404	1739
ising_model_10	10	90	52	90	90	116
ising_model_13	13	120	46	120	120	113
misex1_241	15	2100	2676	3174	3936	4258
4gt11_84	5	9	11	9	9	19
4gt11_83	5	14	16	14	14	16
mod5d1_63	5 5	13	13	13	13	15
4gt11_82		18	20	21	21	23
ising_model_16	16	150	57	150	150	85
squar5_261	13	869	1051	1412	1718	1801
decod24-v3_45	5	64	84	106	106	180
ground_state_estimation_10	13	154209	217236	194610	220974	260172
rd32-v1_68	4	16	21	16	16	40
hwb6_56	7	2952	3736	4809	5751	6129
mini-alu_167	5	126	162	207	207	304
one-two-three-v2_100	5	32	40	41	44	64
4mod7-v0_94	5	72	92	96	114	198
cm82a_208	8	283	340	418	508	553
mod8-10_178	6	152	193	167	191	221
mod8-10_177	6	196	251	238	271	415
majority_239	7	267	344	384	396	639
qft_10	10	90	37	159	192	103
miller_11	3	23	29	23	23	57
decod24-bdd_294	6	32	40	41	41	68
con1_216	9	415	508	640	718	919
total	884	240309	323327	338085	389022	440477

TABLE VII: Comparison of the depths of the output circuits on the IBM Q20

Circuit	qubit	CNOT	depths	$TSA_{num}$	$TSA_{dep}$	optm
name	no.	no.	no.	depths	depths	depths
max46_240	10	11844	14257	19788	23130	-
urf4_187	11	224028	264330	360417	406902	-
sqn_258	10	4459	5458	7675	8824	-
ham15_107	15	3858	4819	7542	9540	-
sao2_257	14	16864	19563	32092	38014	-
sym9_148	10	9408	12087	14844	17646	-
square_root_7	15	3089	3847	5663	9725	-
urf5_158	9	71932	89148	130177	147859	-
life_238	11	9800	12511	17579	20537	-
root_255	13	7493	8839	13064	16280	-
9symml_195	11	15232	19235	27391	32212	-
sym10_262	12	28084	35572	51502	61861	-
dc2_222	15	4131	5242	8445	9285	-
z4_268	11	1343	1644	2225	2648	-
co14_215	15	7840	8570	15601	18445	-
mlp4_245	16	8232	10328	16545	19848	-
hwb8_113	9	30372	38717	51543	61005	-
qft_16	16	240	61	471	681	-
plus63mod4096_163	13	56329	72246	109573	127954	-
urf1_149	9	80878	99586	145684	168253	-
urf3_155	10	185276	229365	330446	375932	-
urf3_279	10	60380	70702	111305	130013	-
hwb9_119	10	90955	116199	156208	179791	-
plus63mod8192_164	14	81865	105142	161854	186862	-
sym9_193	11	15232	19235	27391	32212	-
urf1_278	9	26692	30955	48406	57142	-
adr4_197	13	1498	1839	2749	3094	-
clip_206	14	14772	17879	27858	33039	-
cm85a_209	14	4986	6374	9060	10608	-
rd84_253	12	5960	7261	11072	13103	-
dist_223	13	16624	19694	30619	35329	-
inc_237	16	4636	5864	7780	9778	-
urf6_160	15	75180	93645	149313	175254	-

TABLE VIII: Comparison of the depths of the output circuits on the IBM Q20