

## 1. Description


### 1.1. Project

Project Name	WarpatrixV2
Board Name	32F746GDISCOVERY
Generated with:	STM32CubeMX 4.27.0
Date	12/22/2018

### 1.2. MCU

MCU Series	STM32F7
MCU Line	STM32F7x6
MCU name	STM32F746NGHx
MCU Package	TFBGA216
MCU Pin number	216

## 2. Pinout Configuration



**STM32F746NGHx**  
**TFBGA216 (Top view)**

### 3. Pins Configuration

Pin Number TFBGA216	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
A1	PE4	I/O	LTDC_B0	LCD_B0 [RK043FN48H-CT672B_B0]
A2	PE3 *	I/O	GPIO_Input	OTG_HS_OverCurrent [STMP2151STR_FAULT]
A3	PE2	I/O	QUADSPI_BK1_IO2	QSPI_D2 [N25Q128A13EF840E_DQ2]
A4	PG14	I/O	ETH_TXD1	RMII_TXD1 [LAN8742A-CZ-TR_TXD1]
A5	PE1	I/O	FMC_NBL1	FMC_NBL1 [MT48LC4M32B2B5-6A_DQM1]
A6	PE0	I/O	FMC_NBL0	FMC_NBL0 [MT48LC4M32B2B5-6A_DQM0]
A7	PB8 **	I/O	I2C1_SCL	ARDUINO_SCL/D15
A8	PB5	I/O	USB_OTG_HS_ULPI_D7	ULPI_D7 [USB3320C-EZK_D7]
A9	PB4 *	I/O	GPIO_Output	row1
A10	PB3 **	I/O	SYS_JTDO-SWO	SWO
A11	PD7 **	I/O	SPDIFRX_IN0	SPDIF_RX0 [74LVC1G04SE_4]
A12	PC12 **	I/O	SDMMC1_CK	SDMMC_CK
A13	PA15 *	I/O	GPIO_Output	row7
A14	PA14	I/O	SYS_JTCK-SWCLK	SWCLK
A15	PA13	I/O	SYS_JTMS-SWDIO	SWDIO
B1	PE5 **	I/O	DCMI_D6	DCMI_D6
B2	PE6 **	I/O	DCMI_D7	DCMI_D7
B3	PG13	I/O	ETH_TXD0	RMII_TXD0 [LAN8742A-CZ-TR_TXD0]
B4	PB9 **	I/O	I2C1_SDA	ARDUINO_SDA/D14
B5	PB7	I/O	USART1_RX	VCP_RX [STM32F103CBT6_PA2]
B6	PB6	I/O	QUADSPI_BK1_NCS	QSPI_NCS [N25Q128A13EF840E_S]
B7	PG15	I/O	FMC_SDNCAS	FMC_SDNCAS [MT48LC4M32B2B5-6A_CAS]

Pin Number TFBGA216	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
B8	PG11	I/O	ETH_TX_EN	RMII_TX_EN [LAN8742A- CZ-TR_TXEN]
B9	PJ13	I/O	LTDC_B1	LCD_B1 [RK043FN48H- CT672B_B1]
B10	PJ12 *	I/O	GPIO_Input	OTG_FS_VBUS
B11	PD6	I/O	GPIO_EXTI6	Audio_INT
B12	PD0	I/O	FMC_D2	FMC_D2 [MT48LC4M32B2B5- 6A_DQ2]
B13	PC11 **	I/O	SDMMC1_D3	SDMMC_D3
B14	PC10 **	I/O	SDMMC1_D2	SDMMC_D2
B15	PA12	I/O	USB_OTG_FS_DP	OTG_FS_P
C1	VBAT	Power		
C2	PI8 **	I/O	RTC_TS	NC1 [TP2]
C3	PI4 **	I/O	SAI2_MCLK_A	SAI2_MCLKA [WM8994ECS/R_MCLK1]
C4	PK7	I/O	LTDC_DE	LCD_DE [RK043FN48H- CT672B_DE]
C5	PK6	I/O	LTDC_B7	LCD_B7 [RK043FN48H- CT672B_B7]
C6	PK5	I/O	LTDC_B6	LCD_B6 [RK043FN48H- CT672B_B6]
C7	PG12	I/O	LTDC_B4	LCD_B4 [RK043FN48H- CT672B_B4]
C8	PG10 **	I/O	SAI2_SD_B	SAI2_SDB [WM8994ECS/R_ADCDAT1 ]
C9	PJ14	I/O	LTDC_B2	LCD_B2 [RK043FN48H- CT672B_B2]
C10	PD5 *	I/O	GPIO_Output	OTG_FS_PowerSwitchOn [STMPS2141STR_EN]
C11	PD3 **	I/O	DCMI_D5	DCMI_D5
C12	PD1	I/O	FMC_D3	FMC_D3 [MT48LC4M32B2B5- 6A_DQ3]
C13	PI3 *	I/O	GPIO_Output	row5
C14	PI2 *	I/O	GPIO_Output	row6
C15	PA11	I/O	USB_OTG_FS_DM	OTG_FS_N
D1	PC13 *	I/O	GPIO_Input	uSD_Detect
D2	PF0	I/O	FMC_A0	FMC_A0 [MT48LC4M32B2B5-6A_A0]
D3	PI5 **	I/O	SAI2_SCK_A	SAI2_SCKA [WM8994ECS/R_BCLK1]

Pin Number TFBGA216	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
D4	PI7 **	I/O	SAI2_FS_A	SAI2_FSA [WM8994ECS/R_LRCLK1]
D5	PI10	I/O	LTDC_HSYNC	LCD_HSYNC [RK043FN48H- CT672B_HSYNC]
D6	PI6 **	I/O	SAI2_SD_A	SAI2_SDA [WM8994ECS/R_DACDAT1 ]
D7	PK4	I/O	LTDC_B5	LCD_B5 [RK043FN48H- CT672B_B5]
D8	PK3 *	I/O	GPIO_Output	LCD_BL_CTRL [STLD40DPUR_EN]
D9	PG9 **	I/O	DCMI_VSYNC	DCMI_VSYNC
D10	PJ15	I/O	LTDC_B3	LCD_B3 [RK043FN48H- CT672B_B3]
D11	PD4 *	I/O	GPIO_Input	OTG_FS_OverCurrent [STMP52141STR_Fault]
D12	PD2 **	I/O	SDMMC1_CMD	SDMMC_CMD
D13	PH15 *	I/O	GPIO_Input	TP3
D14	PI1	I/O	SPI2_SCK	
D15	PA10 **	I/O	USB_OTG_FS_ID	OTG_FS_ID
E1	PC14/OSC32_IN	I/O	RCC_OSC32_IN	RCC_OSC32_IN
E2	PF1	I/O	FMC_A1	FMC_A1 [MT48LC4M32B5-6A_A1]
E3	PI12 *	I/O	GPIO_Output	LCD_DISP [RK043FN48H- CT672B_DISP]
E4	PI9	I/O	LTDC_VSYNC	LCD_VSYNC [RK043FN48H- CT672B_VSYNC]
E5	PDR_ON	Reset		
E6	BOOT0	Boot		
E7	VDD	Power		
E8	VDD	Power		
E9	VDD	Power		
E10	VDD	Power		
E11	VCAP_2	Power		
E12	PH13 *	I/O	GPIO_Output	DCMI_PWR_EN
E13	PH14 **	I/O	DCMI_D4	DCMI_D4
E14	PI0 *	I/O	GPIO_Output	row3
E15	PA9	I/O	USART1_TX	VCP_TX [STM32F103CBT6_PA3]
F1	PC15/OSC32_OUT	I/O	RCC_OSC32_OUT	RCC_OSC32_OUT

Pin Number TFBGA216	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
F2	VSS	Power		
F4	VDD	Power		
F5	VDD	Power		
F6	VSS	Power		
F7	VSS	Power		
F8	VSS	Power		
F9	VSS	Power		
F10	VSS	Power		
F11	VDD	Power		
F12	PK1	I/O	LTDC_G6	LCD_G6 [RK043FN48H-CT672B_G6]
F13	PK2	I/O	LTDC_G7	LCD_G7 [RK043FN48H-CT672B_G7]
F14	PC9 **	I/O	SDMMC1_D1	
F15	PA8	I/O	TIM1_CH1	ARDUINO PWM/D10
G1	PH0/OSC_IN	I/O	RCC_OSC_IN	OSC_25M [NZ2520SB-25.00M_OUT]
G2	PF2	I/O	FMC_A2	FMC_A2 [MT48LC4M32B2B5-6A_A2]
G3	PI13	I/O	GPIO_EXTI13	LCD_INT
G4	PI15	I/O	LTDC_R0	LCD_R0 [RK043FN48H-CT672B_R0]
G5	VDD	Power		
G6	VSS	Power		
G10	VSS	Power		
G11	VDDUSB	Power		
G12	PJ11	I/O	LTDC_G4	LCD_G4 [RK043FN48H-CT672B_G4]
G13	PK0	I/O	LTDC_G5	LCD_G5 [RK043FN48H-CT672B_G5]
G14	PC8 **	I/O	SDMMC1_D0	
G15	PC7	I/O	USART6_RX	ARDUINO RX/D0
H1	PH1/OSC_OUT	I/O	RCC_OSC_OUT	
H2	PF3	I/O	FMC_A3	FMC_A3 [MT48LC4M32B2B5-6A_A3]
H3	PI14	I/O	LTDC_CLK	LCD_CLK [RK043FN48H-CT672B_CLK]
H4	PH4	I/O	USB_OTG_HS_ULPI_NXT	ULPI_NXT [USB3320C-EZK_NXT]
H5	VDD	Power		
H6	VSS	Power		

Pin Number TFBGA216	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
H10	VSS	Power		
H11	VDD	Power		
H12	PJ8	I/O	LTDC_G1	LCD_G1 [RK043FN48H-CT672B_G1]
H13	PJ10	I/O	LTDC_G3	LCD_G3 [RK043FN48H-CT672B_G3]
H14	PG8	I/O	FMC_SDCLK	FMC_SDCLK [MT48LC4M32B2B5-6A_CLK]
H15	PC6	I/O	USART6_TX	ARDUINO TX/D1
J1	NRST	Reset		
J2	PF4	I/O	FMC_A4	FMC_A4 [MT48LC4M32B2B5-6A_A4]
J3	PH5	I/O	FMC_SDNWE	FMC_SDNME [MT48LC4M32B2B5-6A_WE]
J4	PH3	I/O	FMC_SDNE0	FMC_SDNE0 [MT48LC4M32B2B5-6A_CS]
J5	VDD	Power		
J6	VSS	Power		
J10	VSS	Power		
J11	VDD	Power		
J12	PJ7	I/O	LTDC_G0	LCD_G0 [RK043FN48H-CT672B_G0]
J13	PJ9	I/O	LTDC_G2	LCD_G2 [RK043FN48H-CT672B_G2]
J14	PG7 *	I/O	GPIO_Output	row2
J15	PG6 *	I/O	GPIO_Output	row0
K1	PF7	I/O	SPI5_SCK	
K2	PF6 **	I/O	ADC3_IN4	ARDUINO A5
K3	PF5	I/O	FMC_A5	FMC_A5 [MT48LC4M32B2B5-6A_A5]
K4	PH2 *	I/O	GPIO_Input	NC2
K5	VDD	Power		
K6	VSS	Power		
K7	VSS	Power		
K8	VSS	Power		
K9	VSS	Power		
K10	VSS	Power		
K11	VDD	Power		



Pin Number TFBGA216	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
K12	PJ6	I/O	LTDC_R7	LCD_R7 [RK043FN48H-CT672B_R7]
K13	PD15	I/O	FMC_D1	FMC_D1 [MT48LC4M32B2B5-6A_DQ1]
K14	PB13	I/O	USB_OTG_HS_ULPI_D6	ULPI_D6 [USB3320C-EZK_D6]
K15	PD10	I/O	FMC_D15	FMC_D15 [MT48LC4M32B2B5-6A_DQ15]
L1	PF10 **	I/O	ADC3_IN8	ARDUINO A1
L2	PF9	I/O	SPI5_MOSI	
L3	PF8 *	I/O	GPIO_Output	CS
L4	PC3	I/O	FMC_SDCKE0	FMC_SDCKE0 [MT48LC4M32B2B5-6A_CKE]
L5	BYPASS_REG	Reset		
L6	VSS	Power		
L7	VDD	Power		
L8	VDD	Power		
L9	VDD	Power		
L10	VDD	Power		
L11	VCAP_1	Power		
L12	PD14	I/O	FMC_D0	FMC_D0 [MT48LC4M32B2B5-6A_DQ0]
L13	PB12	I/O	USB_OTG_HS_ULPI_D5	ULPI_D5 [USB3320C-EZK_D5]
L14	PD9	I/O	FMC_D14	FMC_D14 [MT48LC4M32B2B5-6A_DQ14]
L15	PD8	I/O	FMC_D13	FMC_D13 [MT48LC4M32B2B5-6A_DQ13]
M1	VSSA	Power		
M2	PC0	I/O	USB_OTG_HS_ULPI_STP	ULPI_STP [USB3320C-EZK_STP]
M3	PC1	I/O	ETH_MDC	RMII_MDC [LAN8742A-CZ-TR_MDC]
M4	PC2	I/O	USB_OTG_HS_ULPI_DIR	ULPI_DIR [USB3320C-EZK_DIR]
M5	PB2	I/O	QUADSPI_CLK	



Pin Number TFBGA216	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
M6	PF12	I/O	FMC_A6	FMC_A6 [MT48LC4M32B2B5-6A_A6]
M7	PG1	I/O	FMC_A11	FMC_A11 [MT48LC4M32B2B5-6A_A11]
M8	PF15	I/O	FMC_A9	FMC_A9 [MT48LC4M32B2B5-6A_A9]
M9	PJ4	I/O	LTDC_R5	LCD_R5 [RK043FN48H-CT672B_R5]
M10	PD12	I/O	QUADSPI_BK1_IO1	QSPI_D1 [N25Q128A13EF840E_DQ1]
M11	PD13	I/O	QUADSPI_BK1_IO3	QSPI_D3 [N25Q128A13EF840E_DQ3]
M12	PG3 *	I/O	GPIO_Output	EXT_RST
M13	PG2 *	I/O	GPIO_Input	RMII_RXER
M14	PJ5	I/O	LTDC_R6	LCD_R6 [RK043FN48H-CT672B_R6]
M15	PH12 **	I/O	DCMI_D3	DCMI_D3
N1	VREF-	Power		
N2	PA1	I/O	ETH_REF_CLK	RMII_REF_CLK [LAN8742A-CZ-TR_REFCLK0]
N3	PA0/WKUP **	I/O	ADC3_IN0	ARDUINO A0
N4	PA4 **	I/O	DCMI_HSYNC	DCMI_HSYNC
N5	PC4	I/O	ETH_RXD0	RMII_RXD0 [LAN8742A-CZ-TR_RXD0]
N6	PF13	I/O	FMC_A7	FMC_A7 [MT48LC4M32B2B5-6A_A7]
N7	PG0	I/O	FMC_A10	FMC_A10 [MT48LC4M32B2B5-6A_A10]
N8	PJ3	I/O	LTDC_R4	LCD_R4 [RK043FN48H-CT672B_R4]
N9	PE8	I/O	FMC_D5	FMC_D5 [MT48LC4M32B2B5-6A_DQ5]
N10	PD11	I/O	QUADSPI_BK1_IO0	QSPI_D0 [N25Q128A13EF840E_DQ0]
N11	PG5	I/O	FMC_BA1	FMC_BA1 [MT48LC4M32B2B5-6A_BA1]


Pin Number TFBGA216	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
N12	PG4	I/O	FMC_BA0	FMC_BA0 [MT48LC4M32B2B5- 6A_BA0]
N13	PH7 **	I/O	I2C3_SCL	LCD_SCL [RK043FN48H- CT672B_SCL]
N14	PH9 **	I/O	DCMI_D0	DCMI_D0
N15	PH11 **	I/O	DCMI_D2	DCMI_D2
P1	VREF+	Power		
P2	PA2	I/O	ETH_MDIO	RMII_MDIO [LAN8742A-CZ- TR_MDIO]
P3	PA6 **	I/O	DCMI_PIXCLK	
P4	PA5	I/O	USB_OTG_HS_ULPI_CK	ULPI_CLK [USB3320C- EZK_CLKOUT]
P5	PC5	I/O	ETH_RXD1	RMII_RXD1 [LAN8742A-CZ- TR_RXD1]
P6	PF14	I/O	FMC_A8	FMC_A8 [MT48LC4M32B2B5-6A_A8]
P7	PJ2	I/O	LTDC_R3	LCD_R3 [RK043FN48H- CT672B_R3]
P8	PF11	I/O	FMC_SDNRAS	FMC_SDNRAS [MT48LC4M32B2B5- 6A_RAS]
P9	PE9	I/O	FMC_D6	FMC_D6 [MT48LC4M32B2B5- 6A_DQ6]
P10	PE11	I/O	FMC_D8	FMC_D8 [MT48LC4M32B2B5- 6A_DQ8]
P11	PE14	I/O	FMC_D11	FMC_D11 [MT48LC4M32B2B5- 6A_DQ11]
P12	PB10 **	I/O	USB_OTG_HS_ULPI_D3	ULPI_D3 [USB3320C- EZK_D3]
P13	PH6 *	I/O	GPIO_Output	row4
P14	PH8 **	I/O	I2C3_SDA	LCD_SDA [RK043FN48H- CT672B_SDA]
P15	PH10 **	I/O	DCMI_D1	DCMI_D1
R1	VDDA	Power		
R2	PA3	I/O	USB_OTG_HS_ULPI_D0	ULPI_D0 [USB3320C- EZK_D0]
R3	PA7	I/O	ETH_CRSDV	RMII_CRSDV [LAN8742A- CZ-TR_CRSDV]

Pin Number TFBGA216	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
R4	PB1	I/O	USB_OTG_HS_ULPI_D2	ULPI_D2 [USB3320C-EZK_D2]
R5	PB0	I/O	USB_OTG_HS_ULPI_D1	ULPI_D1 [USB3320C-EZK_D1]
R6	PJ0	I/O	LTDC_R1	LCD_R1 [RK043FN48H-CT672B_R1]
R7	PJ1	I/O	LTDC_R2	LCD_R2 [RK043FN48H-CT672B_R2]
R8	PE7	I/O	FMC_D4	FMC_D4 [MT48LC4M32B2B5-6A_DQ4]
R9	PE10	I/O	FMC_D7	FMC_D7 [MT48LC4M32B2B5-6A_DQ7]
R10	PE12	I/O	FMC_D9	FMC_D9 [MT48LC4M32B2B5-6A_DQ9]
R11	PE15	I/O	FMC_D12	FMC_D12 [MT48LC4M32B2B5-6A_DQ12]
R12	PE13	I/O	FMC_D10	FMC_D10 [MT48LC4M32B2B5-6A_DQ10]
R13	PB11	I/O	USB_OTG_HS_ULPI_D4	ULPI_D4 [USB3320C-EZK_D4]
R14	PB14 *	I/O	GPIO_Output	latch
R15	PB15	I/O	SPI2_MOSI	

\* The pin is affected with an I/O function

\*\* The pin is affected with a peripheral function but no peripheral mode is activated

## 4. Clock Tree Configuration



## 5. IPs and Middleware Configuration

### 5.1. CRC

**mode: Activated**

#### 5.1.1. Parameter Settings:

##### Basic Parameters:

Default Polynomial State	Enable
Default Init Value State	Enable

##### Advanced Parameters:

Input Data Inversion Mode	None
Output Data Inversion Mode	Disable
Input Data Format	Bytes

### 5.2. DMA2D

**mode: Activated**

#### 5.2.1. Parameter Settings:

##### Basic Parameters:

Transfer Mode	Memory to Memory
Color Mode	ARGB8888
Output Offset	0

##### Foreground layer Configuration:

DMA2D Input Color Mode	ARGB8888
DMA2D ALPHA MODE	No modification of the alpha channel value
Input Alpha	0
Input Offset	0

### 5.3. ETH

**Mode: RMII**

#### 5.3.1. Parameter Settings:

##### Advanced : Ethernet Media Configuration:

Auto Negotiation	Enabled
------------------	---------

##### General : Ethernet Configuration:

Ethernet MAC Address	00:6D:69:6B:75:01 *
----------------------	---------------------

PHY Address 0 \*

### Ethernet Basic Configuration:

Rx Mode Polling Mode  
TX IP Header Checksum Computation By hardware

### 5.3.2. Advanced Parameters:

#### External PHY Configuration:

PHY LAN8742A\_PHY\_ADDRESS  
PHY Address Value 0  
PHY Reset delay these values are based on a 1 ms SysTick interrupt 0x00000FFF \*  
PHY Configuration delay 0x00000FFF \*  
PHY Read TimeOut 0x0000FFFF \*  
PHY Write TimeOut 0x0000FFFF \*

#### Common : External PHY Configuration:

Transceiver Basic Control Register 0x00 \*  
Transceiver Basic Status Register 0x01 \*  
PHY Reset 0x8000 \*  
Select loop-back mode 0x4000 \*  
Set the full-duplex mode at 100 Mb/s 0x2100 \*  
Set the half-duplex mode at 100 Mb/s 0x2000 \*  
Set the full-duplex mode at 10 Mb/s 0x0100 \*  
Set the half-duplex mode at 10 Mb/s 0x0000 \*  
Enable auto-negotiation function 0x1000 \*  
Restart auto-negotiation function 0x0200 \*  
Select the power down mode 0x0800 \*  
Isolate PHY from MII 0x0400 \*  
Auto-Negotiation process completed 0x0020 \*  
Valid link established 0x0004 \*  
Jabber condition detected 0x0002 \*

#### Extended : External PHY Configuration:

PHY special control/status register Offset 0x10 \*  
PHY Speed mask 0x0002 \*  
PHY Duplex mask 0x0004 \*  
PHY Interrupt Source Flag register Offset 0x000B \*  
PHY Link down interrupt 0x000B \*

## 5.4. FMC

### SDRAM 1

**Clock and chip enable: SDCKE0+SDNE0**

**Internal bank number: 4 banks**

**Address: 12 bits**

**Data: 16 bits**

**Byte enable: 16-bit byte enable**

#### 5.4.1. SDRAM 1:

##### SDRAM control:

Bank	SDRAM bank 1
Number of column address bits	8 bits
Number of row address bits	12 bits
CAS latency	<b>3 memory clock cycles *</b>
Write protection	Disabled
SDRAM common clock	<b>2 HCLK clock cycles *</b>
SDRAM common burst read	<b>Enabled *</b>
SDRAM common read pipe delay	0 HCLK clock cycle

##### SDRAM timing in memory clock cycles:

Load mode register to active delay	<b>2 *</b>
Exit self-refresh delay	<b>7 *</b>
Self-refresh time	<b>4 *</b>
SDRAM common row cycle delay	<b>7 *</b>
Write recovery time	<b>3 *</b>
SDRAM common row precharge delay	<b>2 *</b>
Row to column delay	<b>2 *</b>

## 5.5. LTDC

**Display Type: RGB888 (24 bits)**

#### 5.5.1. Parameter Settings:

##### Synchronization for Width:

Horizontal Synchronization Width	<b>41 *</b>
----------------------------------	-------------



Horizontal Back Porch	<b>13 *</b>
Active Width	<b>480 *</b>
Horizontal Front Porch	<b>32 *</b>
HSync Width	40
Accumulated Horizontal Back Porch Width	53
Accumulated Active Width	533
Total Width	565

#### Synchronization for Height:

Vertical Synchronization Height	<b>10 *</b>
Vertical Back Porch	2
Active Height	<b>272 *</b>
Vertical Front Porch	2
VSync Height	9
Accumulated Vertical Back Porch Height	11
Accumulated Active Height	283
Total Height	285

#### Signal Polarity:

Horizontal Synchronization Polarity	Active Low
Vertical Synchronization Polarity	Active Low
Not Data Enable Polarity	Active Low
Pixel Clock Polarity	Normal Input

#### BackGround Color:

Red	0
Green	0
Blue	0

### 5.5.2. Layer Settings:

#### BackGround Color:

Layer 0 - Blue	0
Layer 0 - Green	0
Layer 0 - Red	0

#### Number of Layers:

Number of Layers	<b>1 layer *</b>
------------------	------------------

#### Windows Position:

Layer 0 - Window Horizontal Start	0
Layer 0 - Window Horizontal Stop	<b>480 *</b>
Layer 0 - Window Vertical Start	0
Layer 0 - Window Vertical Stop	<b>272 *</b>

### Pixel Parameters:

Layer 0 - Pixel Format	ARGB8888
------------------------	----------

### Blending:

Layer 0 - Alpha constant for blending **255 \***

Layer 0 - Default Alpha value	0
-------------------------------	---

Layer 0 - Blending Factor1      **Alpha constant x Pixel Alpha \***

Layer 0 - Blending Factor2      **Alpha constant x Pixel Alpha \***

### Frame Buffer:

Layer 0 - Color Frame Buffer Start Adress **0xC0000000** \*

Layer 0 - Color Frame Buffer Line Length (Image Width) **480 \***

Layer 0 - Color Frame Buffer Number of Lines (Image Height) **272 \***

## 5.6. QUADSPI

## QuadSPI Mode: Bank1 with Quad SPI Lines

### 5.6.1. Parameter Settings:

### General Parameters:

Clock Prescaler 255

Fifo Threshold	1
----------------	---

**Sample Shifting**

Flash Size 1

Chip Select High Time 1 Cycle

Clock Mode Low

Flash ID Flash ID 1

Dual Flash Disabled

### 5.7. RCC

### High Speed Clock (HSE): Crystal/Ceramic Resonator

### Low Speed Clock (LSE) : Crystal/Ceramic Resonator

### 5.7.1. Parameter Settings:

### System Parameters:

VDD voltage (V)	3.3
-----------------	-----

Flash Latency(WS) 6 WS (7 CPU cycle)

**RCC Parameters:**

HSI Calibration Value	16
TIM Prescaler Selection	Disabled
HSE Startup Timeout Value (ms)	100
LSE Startup Timeout Value (ms)	5000

**Power Parameters:**

Power Over Drive	Enabled
Power Regulator Voltage Scale	Power Regulator Voltage Scale 1

## 5.8. SPI2

**Mode: Transmit Only Master**

### 5.8.1. Parameter Settings:

**Basic Parameters:**

Frame Format	Motorola
Data Size	4 Bits
First Bit	MSB First

**Clock Parameters:**

Prescaler (for Baud Rate)	2
Baud Rate	<b>25.0 MBits/s *</b>
Clock Polarity (CPOL)	Low
Clock Phase (CPHA)	1 Edge

**Advanced Parameters:**

CRC Calculation	Disabled
NSSP Mode	Enabled
NSS Signal Type	Software

## 5.9. SPI5

**Mode: Transmit Only Master**

### 5.9.1. Parameter Settings:

**Basic Parameters:**

Frame Format	Motorola
Data Size	4 Bits
First Bit	MSB First

**Clock Parameters:**

Prescaler (for Baud Rate)	2
---------------------------	---

Baud Rate	<b>50.0 MBits/s *</b>
Clock Polarity (CPOL)	Low
Clock Phase (CPHA)	1 Edge

**Advanced Parameters:**

CRC Calculation	Disabled
NSSP Mode	Enabled
NSS Signal Type	Software

## 5.10. SYS

### Debug: Serial Wire

Timebase Source: TIM6

## 5.11. TIM1

**Clock Source : Internal Clock**

**Channel1: PWM Generation CH1**

### 5.11.1. Parameter Settings:

**Counter Settings:**

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	0
Internal Clock Division (CKD)	No Division
Repetition Counter (RCR - 16 bits value)	0
auto-reload preload	Disable

**Trigger Output (TRGO) Parameters:**

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection TRGO	Reset (UG bit from TIMx_EGR)
Trigger Event Selection TRGO2	Reset (UG bit from TIMx_EGR)

**Break And Dead Time management - BRK Configuration:**

BRK State	Disable
BRK Polarity	High
BRK Filter (4 bits value)	0

**Break And Dead Time management - BRK2 Configuration:**

BRK2 State	Disable
BRK2 Polarity	High
BRK2 Filter (4 bits value)	0

**Break And Dead Time management - Output Configuration:**

Automatic Output State	Disable
------------------------	---------

Off State Selection for Run Mode (OSSR)	Disable
Off State Selection for Idle Mode (OSSI)	Disable
Lock Configuration	Off

#### **PWM Generation Channel 1:**

Mode	PWM mode 1
Pulse (16 bits value)	0
Fast Mode	Disable
CH Polarity	High
CH Idle State	Reset

## **5.12. TIM2**

**Clock Source : Internal Clock**

### **5.12.1. Parameter Settings:**

#### **Counter Settings:**

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 32 bits value )	0
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable

#### **Trigger Output (TRGO) Parameters:**

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection TRGO	Reset (UG bit from TIMx_EGR)

## **5.13. TIM3**

**Clock Source : Internal Clock**

### **5.13.1. Parameter Settings:**

#### **Counter Settings:**

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	0
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable

#### **Trigger Output (TRGO) Parameters:**

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection TRGO	Reset (UG bit from TIMx_EGR)

## 5.14. TIM5

mode: Clock Source

### 5.14.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 32 bits value )	0
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection TRGO	Reset (UG bit from TIMx_EGR)

## 5.15. TIM8

Clock Source : Internal Clock

### 5.15.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	0
Internal Clock Division (CKD)	No Division
Repetition Counter (RCR - 16 bits value)	0
auto-reload preload	Disable

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection TRGO	Reset (UG bit from TIMx_EGR)
Trigger Event Selection TRGO2	Reset (UG bit from TIMx_EGR)

## 5.16. USART1

Mode: Asynchronous

### 5.16.1. Parameter Settings:

**Basic Parameters:**

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

**Advanced Parameters:**

Data Direction	Receive and Transmit
Over Sampling	16 Samples
Single Sample	Disable

**Advanced Features:**

Auto Baudrate	Disable
TX Pin Active Level Inversion	Disable
RX Pin Active Level Inversion	Disable
Data Inversion	Disable
TX and RX Pins Swapping	Disable
Overrun	Enable
DMA on RX Error	Enable
MSB First	Disable

## 5.17. USART6

**Mode: Asynchronous**

**5.17.1. Parameter Settings:**

**Basic Parameters:**

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

**Advanced Parameters:**

Data Direction	Receive and Transmit
Over Sampling	16 Samples
Single Sample	Disable

**Advanced Features:**

Auto Baudrate	Disable
TX Pin Active Level Inversion	Disable
RX Pin Active Level Inversion	Disable
Data Inversion	Disable
TX and RX Pins Swapping	Disable



Overrun	Enable
DMA on RX Error	Enable
MSB First	Disable

## 5.18. USB\_OTG\_FS

**Mode: Device\_Only**

### 5.18.1. Parameter Settings:

Speed	Full Speed 12MBit/s
Endpoint 0 Max Packet size	64 Bytes
Enable internal IP DMA	Disabled
Low power	Disabled
Link Power Management	Disabled
VBUS sensing	Disabled
Signal start of frame	Disabled

## 5.19. LWIP

**mode: Enabled**

Advanced parameters are not listed except if modified by user.

### 5.19.1. General Settings:

#### LwIP Version:

LwIP Version (Version of LwIP supported by CubeMX ** CubeMX specific **)	2.0.3
--	-------

#### IPv4 - DHCP Options:

LWIP_DHCP (DHCP Module)	Enabled
-------------------------	---------

#### RTOS Dependency:

WITH_RTOS (Use FREERTOS ** CubeMX specific **)	Disabled
--	----------

#### Protocols Options:

LWIP_ICMP (ICMP Module Activation)	Enabled
LWIP_IGMP (IGMP Module)	Disabled
LWIP_DNS (DNS Module)	Disabled
LWIP_UDP (UDP Module)	Enabled
MEMP_NUM_UDP_PCB (Number of UDP Connections)	4
LWIP_TCP (TCP Module)	Enabled
MEMP_NUM_TCP_PCB (Number of TCP Connections)	5

### 5.19.2. Key Options:

#### Infrastructure - OS Awareness Option:

NO\_SYS (OS Awareness) OS Not Used

#### Infrastructure - Timers Options:

LWIP\_TIMERS (Use Support For sys\_timeout) Enabled

#### Infrastructure - Core Locking and MPU Options:

SYS\_LIGHTWEIGHT\_PROT (Memory Functions Protection) Disabled

#### Infrastructure - Heap and Memory Pools Options:

MEM\_SIZE (Heap Memory Size) 1600

#### Infrastructure - Internal Memory Pool Sizes:

MEMP\_NUM\_PBUF (Number of Memory Pool struct Pbufs) 16

MEMP\_NUM\_RAW\_PCB (Number of Raw Protocol Control Blocks) 4

MEMP\_NUM\_TCP\_PCB\_LISTEN (Number of Listening TCP Connections) 8

MEMP\_NUM\_TCP\_SEG (Number of TCP Segments simultaneously queued) 16

MEMP\_NUM\_LOCALHOSTLIST (Number of Host Entries in the Local Host List) 1

#### Pbuf Options:

PBUF\_POOL\_SIZE (Number of Buffers in the Pbuf Pool) 16

PBUF\_POOL\_BUFSIZE (Size of each pbuf in the pbuf pool) 592

#### IPv4 - ARP Options:

LWIP\_ARP (ARP Functionality) Enabled

#### Callback - TCP Options:

TCP\_TTL (Number of Time-To-Live Used by TCP Packets) 255

TCP\_WND (TCP Receive Window Maximum Size) 2144

TCP\_QUEUE\_OOSEQ (Allow Out-Of-Order Incoming Packets) Enabled

TCP\_MSS (Maximum Segment Size) 536

TCP\_SND\_BUF (TCP Sender Buffer Space) 1072

TCP\_SND\_QUEUELEN (Number of Packet Buffers Allowed for TCP Sender) 9

#### Network Interfaces Options:

LWIP\_NETIF\_STATUS\_CALLBACK (Callback Function on Interface Status Changes) Disabled

LWIP\_NETIF\_LINK\_CALLBACK (Callback Function on Interface Link Changes) Disabled

#### NETIF - Loopback Interface Options:

LWIP\_NETIF\_LOOPBACK (NETIF Loopback) Disabled

#### Thread Safe APIs - Socket Options:

LWIP\_SOCKET (Socket API) Disabled

### 5.19.3. PPP:

#### PPP Options:

PPP\_SUPPORT (PPP Module) Disabled

#### 5.19.4. IPv6:

##### IPv6 Options:

LWIP\_IPV6 (IPv6 Protocol) Disabled

#### 5.19.5. HTTPD:

##### HTTPD Options:

LWIP\_HTTPD (LwIP HTTPD Support \*\* CubeMX specific \*\*) Disabled

#### 5.19.6. SNMP:

##### SNMP Options:

LWIP\_SNMP (LwIP SNMP Agent) Disabled

#### 5.19.7. SNTP:

##### SNTP Options:

LWIP\_SNTP (LWIP SNTP Support \*\* CubeMX specific \*\*) Disabled

#### 5.19.8. MDNS/TFTP:

##### MDNS Options:

LWIP\_MDNS (Multicast DNS Support \*\* CubeMX specific \*\*) Disabled

##### TFTP Options:

LWIP\_TFTP (TFTP Support \*\* CubeMX specific \*\*) Disabled

#### 5.19.9. Perf/Checks:

##### Sanity Checks:

LWIP\_DISABLE\_TCP\_SANITY\_CHECKS (TCP Sanity Checks) Disabled

LWIP\_DISABLE\_MEMP\_SANITY\_CHECKS (MEMP Sanity Checks) Disabled

##### Performance Options:

LWIP\_PERF (Performace Testing for LwIP) Disabled

### 5.19.10. Statistics:

#### Debug - Statistics Options:

LWIP_STATS (Statistics Collection)	Disabled
------------------------------------	----------

### 5.19.11. Checksum:

#### Infrastructure - Checksum Options:

CHECKSUM_BY_HARDWARE (Hardware Checksum ** CubeMX specific **)	Disabled
LWIP_CHECKSUM_CTRL_PER_NETIF (Generate/Check Checksum per Netif)	Disabled
CHECKSUM_GEN_IP (Generate Software Checksum for Outgoing IP Packets)	Disabled
CHECKSUM_GEN_UDP (Generate Software Checksum for Outgoing UDP Packets)	Disabled
CHECKSUM_GEN_TCP (Generate Software Checksum for Outgoing TCP Packets)	Disabled
CHECKSUM_GEN_ICMP (Generate Software Checksum for Outgoing ICMP Packets)	Disabled
CHECKSUM_GEN_ICMP6 (Generate Software Checksum for Outgoing ICMP6 Packets)	Disabled
CHECKSUM_CHECK_IP (Generate Software Checksum for Incoming IP Packets)	Disabled
CHECKSUM_CHECK_UDP (Generate Software Checksum for Incoming UDP Packets)	Disabled
CHECKSUM_CHECK_TCP (Generate Software Checksum for Incoming TCP Packets)	Disabled
CHECKSUM_CHECK_ICMP (Generate Software Checksum for Incoming ICMP Packets)	Disabled
CHECKSUM_CHECK_ICMP6 (Generate Software Checksum for Incoming ICMP6 Packets)	Disabled

### 5.19.12. Debug:

#### LwIP Main Debugging Options:

LWIP_DBG_MIN_LEVEL (Minimum Level)	All
------------------------------------	-----

## 5.20. USB\_DEVICE

### Class For FS IP: Communication Device Class (Virtual Port Com)

#### 5.20.1. Parameter Settings:

##### Basic Parameters:

USBD_MAX_NUM_INTERFACES (Maximum number of supported interfaces)	1
USBD_MAX_NUM_CONFIGURATION (Maximum number of supported configuration)	1
USBD_MAX_STR_DESC_SIZ (Maximum size for the string descriptors)	512
USBD_SUPPORT_USER_STRING (Enable user string descriptor)	Disabled
USBD_SELF_POWERED (Enabled self power)	Enabled
USBD_DEBUG_LEVEL (USBD Debug Level)	<b>2: User + Error messages *</b>
USBD_LPM_ENABLED (Link Power Management)	1: Link Power Management supported

**Class Parameters:**

USB CDC Rx Buffer Size	2048
USB CDC Tx Buffer Size	2048

**5.20.2. Device Descriptor:**

**Device Descriptor:**

VID (Vendor Identifier)	<b>4919 *</b>
LANGID_STRING (Language Identifier)	<b>German (Standard) *</b>
MANUFACTURER_STRING (Manufacturer Identifier)	<b>Warpzone *</b>

**Device Descriptor FS:**

PID (Product Identifier)	<b>14649 *</b>
PRODUCT_STRING (Product Identifier)	STM32 Virtual ComPort
SERIALNUMBER_STRING (Serial number)	00000000001A
CONFIGURATION_STRING (Configuration Identifier)	CDC Config
INTERFACE_STRING (Interface Identifier)	CDC Interface

\* User modified value

## 6. System Configuration

### 6.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ETH	PG14	ETH_TXD1	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	RMII_TXD1 [LAN8742A-CZ-TR_TXD1]
	PG13	ETH_TXD0	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	RMII_TXD0 [LAN8742A-CZ-TR_TXD0]
	PG11	ETH_TX_EN	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	RMII_TX_EN [LAN8742A-CZ-TR_TXEN]
	PC1	ETH_MDC	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	RMII_MDC [LAN8742A-CZ-TR_MDC]
	PA1	ETH_REF_CLK	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	RMII_REF_CLK [LAN8742A-CZ-TR_REFCLK0]
	PC4	ETH_RXD0	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	RMII_RXD0 [LAN8742A-CZ-TR_RXD0]
	PA2	ETH_MDIO	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	RMII_MDIO [LAN8742A-CZ-TR_MDIO]
	PC5	ETH_RXD1	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	RMII_RXD1 [LAN8742A-CZ-TR_RXD1]
	PA7	ETH_CRS_DV	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	RMII_CRS_DV [LAN8742A-CZ-TR_CRS_DV]
FMC	PE1	FMC_NBL1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_NBL1 [MT48LC4M32B2B5-6A_DQM1]
	PE0	FMC_NBL0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_NBL0 [MT48LC4M32B2B5-6A_DQM0]
	PG15	FMC_SDNCAS	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_SDNCAS [MT48LC4M32B2B5-6A_CAS]
	PD0	FMC_D2	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_D2 [MT48LC4M32B2B5-6A_DQ2]
	PD1	FMC_D3	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_D3 [MT48LC4M32B2B5-6A_DQ3]
	PF0	FMC_A0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_A0 [MT48LC4M32B2B5-6A_A0]

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PF1	FMC_A1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_A1 [MT48LC4M32B2B5-6A_A1]
	PF2	FMC_A2	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_A2 [MT48LC4M32B2B5-6A_A2]
	PF3	FMC_A3	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_A3 [MT48LC4M32B2B5-6A_A3]
	PG8	FMC_SDCLK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_SDCLK [MT48LC4M32B2B5-6A_CLK]
	PF4	FMC_A4	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_A4 [MT48LC4M32B2B5-6A_A4]
	PH5	FMC_SDNWE	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_SDNME [MT48LC4M32B2B5-6A_WE]
	PH3	FMC_SDNE0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_SDNE0 [MT48LC4M32B2B5-6A_CS]
	PF5	FMC_A5	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_A5 [MT48LC4M32B2B5-6A_A5]
	PD15	FMC_D1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_D1 [MT48LC4M32B2B5-6A_DQ1]
	PD10	FMC_D15	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_D15 [MT48LC4M32B2B5-6A_DQ15]
	PC3	FMC_SDCKE0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_SDCKE0 [MT48LC4M32B2B5-6A_CKE]
	PD14	FMC_D0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_D0 [MT48LC4M32B2B5-6A_DQ0]
	PD9	FMC_D14	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_D14 [MT48LC4M32B2B5-6A_DQ14]
	PD8	FMC_D13	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_D13 [MT48LC4M32B2B5-6A_DQ13]
	PF12	FMC_A6	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_A6 [MT48LC4M32B2B5-6A_A6]
	PG1	FMC_A11	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_A11 [MT48LC4M32B2B5-



IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
						6A_A11]
	PF15	FMC_A9	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_A9 [MT48LC4M32B2B5-6A_A9]
	PF13	FMC_A7	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_A7 [MT48LC4M32B2B5-6A_A7]
	PG0	FMC_A10	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_A10 [MT48LC4M32B2B5-6A_A10]
	PE8	FMC_D5	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_D5 [MT48LC4M32B2B5-6A_DQ5]
	PG5	FMC_BA1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_BA1 [MT48LC4M32B2B5-6A_BA1]
	PG4	FMC_BA0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_BA0 [MT48LC4M32B2B5-6A_BA0]
	PF14	FMC_A8	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_A8 [MT48LC4M32B2B5-6A_A8]
	PF11	FMC_SDNRAS	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_SDNRAS [MT48LC4M32B2B5-6A_RAS]
	PE9	FMC_D6	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_D6 [MT48LC4M32B2B5-6A_DQ6]
	PE11	FMC_D8	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_D8 [MT48LC4M32B2B5-6A_DQ8]
	PE14	FMC_D11	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_D11 [MT48LC4M32B2B5-6A_DQ11]
	PE7	FMC_D4	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_D4 [MT48LC4M32B2B5-6A_DQ4]
	PE10	FMC_D7	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_D7 [MT48LC4M32B2B5-6A_DQ7]
	PE12	FMC_D9	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_D9 [MT48LC4M32B2B5-6A_DQ9]
	PE15	FMC_D12	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_D12 [MT48LC4M32B2B5-6A_DQ12]

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PE13	FMC_D10	Alternate Function Push Pull	No pull-up and no pull-down	Very High	FMC_D10 [MT48LC4M32B2B5-6A_DQ10]
LTDC	PE4	LTDC_B0	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_B0 [RK043FN48H-CT672B_B0]
	PJ13	LTDC_B1	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_B1 [RK043FN48H-CT672B_B1]
	PK7	LTDC_DE	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_DE [RK043FN48H-CT672B_DE]
	PK6	LTDC_B7	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_B7 [RK043FN48H-CT672B_B7]
	PK5	LTDC_B6	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_B6 [RK043FN48H-CT672B_B6]
	PG12	LTDC_B4	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_B4 [RK043FN48H-CT672B_B4]
	PJ14	LTDC_B2	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_B2 [RK043FN48H-CT672B_B2]
	PI10	LTDC_HSYNC	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_HSYNC [RK043FN48H-CT672B_HSYNC]
	PK4	LTDC_B5	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_B5 [RK043FN48H-CT672B_B5]
	PJ15	LTDC_B3	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_B3 [RK043FN48H-CT672B_B3]
	PI9	LTDC_VSYNC	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_VSYNC [RK043FN48H-CT672B_VSYNC]
	PK1	LTDC_G6	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_G6 [RK043FN48H-CT672B_G6]
	PK2	LTDC_G7	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_G7 [RK043FN48H-CT672B_G7]
	PI15	LTDC_R0	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_R0 [RK043FN48H-CT672B_R0]
	PJ11	LTDC_G4	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_G4 [RK043FN48H-CT672B_G4]
	PK0	LTDC_G5	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_G5 [RK043FN48H-CT672B_G5]
	PI14	LTDC_CLK	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_CLK [RK043FN48H-CT672B_CLK]
	PJ8	LTDC_G1	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_G1 [RK043FN48H-CT672B_G1]
	PJ10	LTDC_G3	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_G3 [RK043FN48H-CT672B_G3]
	PJ7	LTDC_G0	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_G0 [RK043FN48H-CT672B_G0]

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PJ9	LTDC_G2	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_G2 [RK043FN48H-CT672B_G2]
	PJ6	LTDC_R7	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_R7 [RK043FN48H-CT672B_R7]
	PJ4	LTDC_R5	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_R5 [RK043FN48H-CT672B_R5]
	PJ5	LTDC_R6	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_R6 [RK043FN48H-CT672B_R6]
	PJ3	LTDC_R4	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_R4 [RK043FN48H-CT672B_R4]
	PJ2	LTDC_R3	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_R3 [RK043FN48H-CT672B_R3]
	PJ0	LTDC_R1	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_R1 [RK043FN48H-CT672B_R1]
	PJ1	LTDC_R2	Alternate Function Push Pull	No pull-up and no pull-down	Low	LCD_R2 [RK043FN48H-CT672B_R2]
QUADSPI	PE2	QUADSPI_BK1_I O2	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	QSPI_D2 [N25Q128A13EF840E_DQ 2]
	PB6	QUADSPI_BK1_ NCS	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	QSPI_NCS [N25Q128A13EF840E_S]
	PB2	QUADSPI_CLK	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PD12	QUADSPI_BK1_I O1	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	QSPI_D1 [N25Q128A13EF840E_DQ 1]
	PD13	QUADSPI_BK1_I O3	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	QSPI_D3 [N25Q128A13EF840E_DQ 3]
	PD11	QUADSPI_BK1_I O0	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	QSPI_D0 [N25Q128A13EF840E_DQ 0]
RCC	PC14/OSC3 2_IN	RCC_OSC32_IN	n/a	n/a	n/a	RCC_OSC32_IN
	PC15/OSC3 2_OUT	RCC_OSC32_O UT	n/a	n/a	n/a	RCC_OSC32_OUT
	PH0/OSC_I N	RCC_OSC_IN	n/a	n/a	n/a	OSC_25M [NZ2520SB- 25.00M_OUT]
	PH1/OSC_O UT	RCC_OSC_OUT	n/a	n/a	n/a	
SPI2	PI1	SPI2_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PB15	SPI2_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
SPI5	PF7	SPI5_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PF9	SPI5_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
SYS	PA14	SYS_JTCK-SWCLK	n/a	n/a	n/a	SWCLK
	PA13	SYS_JTMS-SWDIO	n/a	n/a	n/a	SWDIO
TIM1	PA8	TIM1_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	ARDUINO PWM/D10
USART1	PB7	USART1_RX	Alternate Function Push Pull	No pull-up and no pull-down	Low	VCP_RX [STM32F103CBT6_PA2]
	PA9	USART1_TX	Alternate Function Push Pull	No pull-up and no pull-down	Low	VCP_TX [STM32F103CBT6_PA3]
USART6	PC7	USART6_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	ARDUINO RX/D0
	PC6	USART6_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	ARDUINO TX/D1
USB_OTG_FS	PA12	USB_OTG_FS_DP	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	OTG_FS_P
	PA11	USB_OTG_FS_DM	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	OTG_FS_N
Single Mapped Signals	PB8	I2C1_SCL	Alternate Function Open Drain	Pull-up	Low	ARDUINO SCL/D15
	PB3	SYS_JTDO-SWO	n/a	n/a	n/a	SWO
	PD7	SPDIFRX_IN0	Alternate Function Push Pull	No pull-up and no pull-down	Low	SPDIF_RX0 [74LVC1G04SE_4]
	PC12	SDMMC1_CK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	SDMMC_CK
	PE5	DCMI_D6	Alternate Function Push Pull	No pull-up and no pull-down	Low	DCMI_D6
	PE6	DCMI_D7	Alternate Function Push Pull	No pull-up and no pull-down	Low	DCMI_D7
	PB9	I2C1_SDA	Alternate Function Open Drain	Pull-up	Low	ARDUINO SDA/D14
	PC11	SDMMC1_D3	Alternate Function Push Pull	No pull-up and no pull-down	Very High	SDMMC_D3
	PC10	SDMMC1_D2	Alternate Function Push Pull	No pull-up and no pull-down	Very High	SDMMC_D2
	PI8	RTC_TS	n/a	n/a	n/a	NC1 [TP2]
	PI4	SAI2_MCLK_A	Alternate Function Push Pull	No pull-up and no pull-down	Low	SAI2_MCLKA [WM8994ECS/R_MCLK1]
	PG10	SAI2_SD_B	Alternate Function Push Pull	No pull-up and no pull-down	Low	SAI2_SDB [WM8994ECS/R_ADCDAT1]
	PD3	DCMI_D5	Alternate Function Push Pull	No pull-up and no pull-down	Low	DCMI_D5

WarptrixV2 Project  
Configuration Report

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PI5	SAI2_SCK_A	Alternate Function Push Pull	No pull-up and no pull-down	Low	SAI2_SCKA [WM8994ECS/R_BCLK1]
	PI7	SAI2_FS_A	Alternate Function Push Pull	No pull-up and no pull-down	Low	SAI2_FSA [WM8994ECS/R_LRCLK1]
	PI6	SAI2_SD_A	Alternate Function Push Pull	No pull-up and no pull-down	Low	SAI2_SDA [WM8994ECS/R_DACDAT1]
	PG9	DCMI_VSYNC	Alternate Function Push Pull	No pull-up and no pull-down	Low	DCMI_VSYNC
	PD2	SDMMC1_CMD	Alternate Function Push Pull	No pull-up and no pull-down	Very High	SDMMC_CMD
	PA10	USB_OTG_FS_ID	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	OTG_FS_ID
	PH14	DCMI_D4	Alternate Function Push Pull	No pull-up and no pull-down	Low	DCMI_D4
	PC9	SDMMC1_D1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC8	SDMMC1_D0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PF6	ADC3_IN4	Analog mode	No pull-up and no pull-down	n/a	ARDUINO A5
	PF10	ADC3_IN8	Analog mode	No pull-up and no pull-down	n/a	ARDUINO A1
	PH12	DCMI_D3	Alternate Function Push Pull	No pull-up and no pull-down	Low	DCMI_D3
	PA0/WKUP	ADC3_IN0	Analog mode	No pull-up and no pull-down	n/a	ARDUINO A0
	PA4	DCMI_HSYNC	Alternate Function Push Pull	No pull-up and no pull-down	Low	DCMI_HSYNC
	PH7	I2C3_SCL	Alternate Function Open Drain	Pull-up	Very High *	LCD_SCL [RK043FN48H-CT672B_SCL]
	PH9	DCMI_D0	Alternate Function Push Pull	No pull-up and no pull-down	Low	DCMI_D0
	PH11	DCMI_D2	Alternate Function Push Pull	No pull-up and no pull-down	Low	DCMI_D2
	PA6	DCMI_PIXCLK	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB10	USB_OTG_HS_ULPI_D3	Alternate Function Push Pull	No pull-up and no pull-down	Very High	ULPI_D3 [USB3320C-EZK_D3]
	PH8	I2C3_SDA	Alternate Function Open Drain	Pull-up	Very High *	LCD_SDA [RK043FN48H-CT672B_SDA]
	PH10	DCMI_D1	Alternate Function Push Pull	No pull-up and no pull-down	Low	DCMI_D1
GPIO	PE3	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	OTG_HS_OverCurrent [STMP2151STR_FAULT]
	PB4	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	row1
	PA15	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	row7
	PJ12	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	OTG_FS_VBUS
	PD6	GPIO_EXTI6	External Event Mode with Rising edge trigger detection *	No pull-up and no pull-down	n/a	Audio_INT
	PD5	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	OTG_FS_PowerSwitchOn [STMP2141STR_EN]
	PI3	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	row5
	PI2	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	row6

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PC13	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	uSD_Detect
	PK3	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LCD_BL_CTRL [STLD40DPUR_EN]
	PD4	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	OTG_FS_OverCurrent [STMP2141STR_Fault]
	PH15	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	TP3
	PI12	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LCD_DISP [RK043FN48H-CT672B_DISP]
	PH13	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	DCMI_PWR_EN
	PI0	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	row3
	PI13	GPIO_EXTI13	<b>External Event Mode with Rising edge trigger detection *</b>	No pull-up and no pull-down	n/a	LCD_INT
	PG7	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	row2
	PG6	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	row0
	PH2	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	NC2
	PF8	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	CS
	PG3	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	EXT_RST
	PG2	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	RMII_RXER
	PH6	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	row4
	PB14	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	latch

## 6.2. DMA configuration

DMA request	Stream	Direction	Priority
SPI2_TX	DMA1_Stream4	Memory To Peripheral	Low
SPI5_TX	DMA2_Stream4	Memory To Peripheral	Low

### SPI2\_TX: DMA1\_Stream4 DMA request Settings:

Mode: Normal  
 Use fifo: Disable  
 Peripheral Increment: Disable  
 Memory Increment: **Enable \***  
 Peripheral Data Width: Byte  
 Memory Data Width: Byte

### SPI5\_TX: DMA2\_Stream4 DMA request Settings:

Mode: Normal  
 Use fifo: Disable  
 Peripheral Increment: Disable  
 Memory Increment: **Enable \***  
 Peripheral Data Width: Byte  
 Memory Data Width: Byte



### 6.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	0	0
DMA1 stream4 global interrupt	true	0	0
TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts	true	0	0
DMA2 stream4 global interrupt	true	0	0
USB On The Go FS global interrupt	true	0	0
LTDC global interrupt	true	0	0
DMA2D global interrupt	true	0	0
PVD interrupt through EXTI line 16	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
TIM1 break interrupt and TIM9 global interrupt	unused		
TIM1 update interrupt and TIM10 global interrupt	unused		
TIM1 trigger and commutation interrupts and TIM11 global interrupt	unused		
TIM1 capture compare interrupt	unused		
TIM2 global interrupt	unused		
TIM3 global interrupt	unused		
SPI2 global interrupt	unused		
USART1 global interrupt	unused		
TIM8 break interrupt and TIM12 global interrupt	unused		
TIM8 update interrupt and TIM13 global interrupt	unused		
TIM8 trigger and commutation interrupts and TIM14 global interrupt	unused		
TIM8 capture compare interrupt	unused		
FMC global interrupt	unused		
TIM5 global interrupt	unused		
Ethernet global interrupt	unused		
Ethernet wake-up interrupt through EXTI line 19	unused		
USART6 global interrupt	unused		

Interrupt Table	Enable	Preenmption Priority	SubPriority
FPU global interrupt		unused	
SPI5 global interrupt		unused	
LTDC global error interrupt		unused	
QUADSPI global interrupt		unused	

\* User modified value

## 7. Power Consumption Calculator report

### 7.1. Microcontroller Selection

Series	STM32F7
Line	STM32F7x6
MCU	STM32F746NGHx
Datasheet	027590_Rev4

### 7.2. Parameter Selection

Temperature	25
Vdd	3.3

## ***8. Software Pack Report***

## 9. Software Project

### 9.1. Project Settings

Name	Value
Project Name	WarprixV2
Project Folder	/home/kira/Projects/Matrix/WarprixV2
Toolchain / IDE	Makefile
Firmware Package Name and Version	STM32Cube FW_F7 V1.12.0

### 9.2. Code Generation Settings

Name	Value
STM32Cube Firmware Library Package	Copy all used libraries into the project folder
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No