

## Unit 3 : Control Unit

Instruction, Instruction cycle, instruction type  
 Instruction format, instruction format field, control unit, Implementation CU,  
 Microprogram sequencer, execution of complete process, Risc and cisc, Pipelining  
 Hardwired, micro programmed

Horizontal                      Vertical

### Syllabus

Control Unit: Instruction types, formats, instruction cycles and sub cycles (fetch and execute etc), micro operations, execution of a complete instruction.  
 Program control, Reduced Instruction Set Computer, Pipelining. Hardwired and micro programmed control; micro programmed sequencing, concept of horizontal and vertical microprogramming

## Instruction Cycle

The basic function of computer is execution of a program. A program consists of a set of instruction.

To process and instruction

- ① The process reads (fetch) an instruction from memory.
- ② The processor execute the instruction.
- ③ The instruction execute may involved.




Fig: Instruction Cycle

Ex: Add  $A_x, B_x$

EDUCATIONAL SUPPORT SERVICES  $X \leftarrow X + B_x$

### Steps

- ① Fetch the add instruction.
- ② Read the content of memory location  $x$  into the processor.
- ③ Add Contents of  $x$  and Reg  $B_x$ .
- ④ Write the result from the processor to memory location  $x$ .


1. Load  $R_1$  // from memory location

2. Add  $R_1 R_2 R_3$


3.

4. store data from processor register

into a given memory location



## Instruction cycle / Instruction Subcycle



An instruction cycle involves 3 subcycle

- ① fetch
- ② Decode
- ③ Execute

- ① Fetch : The Fetch phase reads the next instruction from memory into the CPU.
- ② Decode : The decode phase interprets the opcode by decoding it.
- ③ Execute : The execute phase performs the indicate operation.




Fig: Instruction cycle state diagram

Instruction Fetch: Read instruction from memory into the processor.

Instruction operating decoding: Analyse instruction to determine type of operation to be performed and operands to be used.

Instruction address Calculation: Determine the address of next instruction to be executed.

Operand address calculation: If the operation involved reference to an operand in memory they determine the address of operand.

operand fetch: Fetch the operand from memory.

Data operation: Perform the operation indicated in the instruction.

Result store: Write the result into the memory.

### Instruction Types

A computer has a set of instructions which can be classified as:

- ① Data Transfer instruction
- ② Arithmetic transfer instruction
- ③ Logical transfer instruction
- ④ Shift and Rotate instruction
- ⑤ Program control instruction

①

#### Data Transfer Instruction

Data Transfer instruction performs the following data transfer operation

- ① Data Transfer between memory and CPU registers.
- ② Data Transfer between processor and I/O output device.

| Instruction | Mnemonic | Description                                                      |
|-------------|----------|------------------------------------------------------------------|
| Load        | LD       | It transfer data from specified memory location to the processor |

|        |      |                                                                        |
|--------|------|------------------------------------------------------------------------|
| Store  | ST   | It transfer data from processor register to specified memory location. |
| Move   | MOV  | It transfer data b/w processor and memory                              |
| Output | OUT  | It transfer data from processor or to output <del>to</del> terminal    |
| Push   | PUSH | It transfer data from processor reg to stack memory                    |
| POP    | POP  | It transfer data from stack memory <sup>to</sup> processor reg.        |

## ② Arithmetic Instruction

| Instruction | Mnemonic | Description                                                |
|-------------|----------|------------------------------------------------------------|
| ADD         | ADD      | It adds the content of two operands                        |
| Subtract    | SUB      | It subtract the content of two operands                    |
| Increment   | INC      | It adds 1 to the value stored in a reg and memory word.    |
| Decrement   | DEC      | It subtract 1 to the value stored in a reg and memory word |
| Multiply    | MUL      | It multiply the contents of two operands                   |
| Divide      | DIV      | It divides the contents of two operands                    |

(3)

Logical Instruction

AND

AND

It logically and the individual bits of the operand.

OR

OR

It logically or the individual bits of the operand.

Exclusive OR

XOR It logically Ex-OR of the individual bits of the operand.

Clear

CLR

It logically ~~operat~~ to be replaced by 0.

Compliment

COM

It gives the first compliment of the specified operand.

(4)

Shift and Rotate instruction

Logical Shift Right

SHR

It shift the contents of specified Reg one bit. Reg to right direction and fill vacant bit with 0.

Logical Shift left

SHL

It shift the content of one bit left direction

Arithmetic shift Right

ASHR

It shift the content of specified Reg one bit position towards right and fill ~~as~~ vacant bit with previous sign bit.

Arithmetic Shift left ASL It shift of the content of specified Reg by 1 bit.

### (5) Program Control Instruction

Branch BR If transfer program controlled to the specified address.

Jump JMP If transfer programs controlled to specified address

Skip SKP If skip the next instruction

Call CALL If save the addr. of next instruction in the stack and transfer to the program control to specified add

Return RET If read the add from the top of stack and transfer the program control to the read add.

Compare CMP It performs a subtraction between two operands but the result of the operation is not stored

Test TST It performs the logical AND of two operands and updates certain status bits without storing the result or changing the operands.

Instruction Format: Each instruction of the CPU contains specific information field which are required to execute it. These information fields of instruction.

- (1) Operation code: The operation code field in the instruction specifies the operation to be performed.
- (2) Source / Destination operand: The source / destination operand field directly specify the source / destination operand for the instruction.
- (3) Source operand Address: It specifies address of the source operand.
- (4) Destination operand Address: It specifies the address of the destination operand.
- (5) Next Instruction Address: The next instruction address tells the CPU from where to fetch the next instruction after complete of execution of current instruction.

### Instruction format Type

- (1) Zero address instruction
- (2) One address instruction
- (3) Two address instruction
- (4) Three address instruction.

Convert given expression into reverse polish notation  
prefix form then proceed

|          |  |
|----------|--|
| Page No. |  |
| Date:    |  |

Zero address instruction [TOS] →

### Condition

- \* Implicit operand on stack
- \* No register
- \* Operand in ALU instruction can push and pop.

Eg:  $C = A + B$  using zero address

Push A ; TOS ← A

Push B ; TOS ← B

Add ; TOS ← A + B

POP C ; M[CT] ← TOS

zero address instruction include only operation code without operands where operands are used with stack op "PUSH and POP".

Collegesmate

EDUCATIONAL SUPPORT SERVICES

### Three address instruction

8 bit 5 bit 8 bit 5 bit  
23 bit | opcode | Rdest | RSrc | RSrc

### Instruction

Add DEST SRC<sub>1</sub>, SRC<sub>2</sub> : M(DEST) = SRC<sub>1</sub> + SRC<sub>2</sub>

SUB DEST SRC<sub>1</sub>, SRC<sub>2</sub> : M(DEST) = SRC<sub>1</sub> - SRC<sub>2</sub>

MUL DEST SRC<sub>1</sub>, SRC<sub>2</sub> : M(DEST) = SRC<sub>1</sub> × SRC<sub>2</sub>

Three address instruction include three operation along with operation code, two for source and for destination.

Eg.  $X = (A + B * C) / (D - E/F)$  to evaluate at 3-address instruction.

| Instruction   | Comments                     |
|---------------|------------------------------|
| MUL R1, B, C  | $R_1 \leftarrow M[B] * M[C]$ |
| ADD R2 A, R1  | $R_2 \leftarrow [A] + R_1$   |
| DIV R3 E, F   | $R_3 \leftarrow M[E]/M[F]$   |
| SUB R1 D, R3  | $R_1 \leftarrow M[D] - R_3$  |
| DIV X, R2, R1 | $M[X] \leftarrow R_2 / R_1$  |

## Two Address Format

opcode | DEST | S |

Two address instruction include two operation along with op code one for source and one for both source and destination address.

Eg:  $X = (A + B * C) / (D - E/F)$  using two address instruction format

| Instruction   | Comments                 |
|---------------|--------------------------|
| LOAD DEST SRC | $M[DEST] \leftarrow SRC$ |
| ADD DEST SRC  | $M[DEST] = DEST + SRC$   |
| SUB DEST SRC  | $M[DEST] = DEST - SRC$   |

Eg:  $A = B + C * D - E + F + A$

Instruction

Load T, C

MUL T, D

ADD B, T

SUB T, E

ADD T, F

Add T, A

Comments

$T = C$

$T \leftarrow C * D$

$T \leftarrow B + C * D$

$T \leftarrow T - E$

$T \leftarrow T + F$

$T \leftarrow T + A$

One Address Instruction (use an implied accumulator (AC) register for data manipulation)  
 One address instruction include only one operand along with operation port, which used for both source and destination address.

[opcode] [reset] [SRC]

Sample Instruction are

Instruction

~~LOAD~~ Load ADDR

Store ADDR

Comments

Accum = [ADDR]

M[ACCUM] = ACCUM

Eg:  $A = B + C * D - E + F + A$

Instruction

Load C

Comments

$A \leftarrow C$

MUL D

$A \leftarrow A * D$

ADD B

$A \leftarrow B + A$

SUB E

$A \leftarrow C * D + B - E$

Add R

$A \leftarrow C * D + B - E + F$

Add A

$A \leftarrow C * D + B - E + F + A$

Store A

$A \leftarrow [AC]$

# Micro operation

A micro operation is an elementary op<sup>n</sup> perform with the data stored in register there are four categories:

- ① Register transfer micro operation
- ② Arithmetic micro operation
- ③ Logic micro operation
- ④ Shift micro operation

## ① Register transfers micro operation

Binary information one register to another register.

$$R_1 \leftarrow R_2$$

## ② Arithmetic Transfer Micro operation

Perform arithmetic op<sup>n</sup> on numeric data stored in register.

Eg: Addition       $R_3 \leftarrow R_1 + R_2$   
 Sub                   $R_3 \leftarrow R_1 - R_2$

## ③ Logic micro operation

Perform bit manipulation operation on non-numeric data stored in register.

Eg: AND, OR, NOR.


## ④ Shift micro-operation

Perform shift micro-op<sup>n</sup> on data stored in register. There are 3 types of

shift - micro op :-

- (a) Logical shift
- (b) Circular shift
- (c) Arithmetic shift


(a) Logical shift



(b) Circular shift



(c) Arithmetic shift




~~micro operation,  
micro program,  
micro code~~

Page No.

Date:

## Control Unit



Control Unit guarantees control signals based on instruction which are directly realized by H/w circuit.

System functionality is execution of programs. Program means sequence of instruction along with data. Program execution is represented by instruction cycle. Instruction cycle consists of fetch cycle and execution cycle.

Each subcycle of instruction cycle consist their own micro program.

Microprogram consist of sequence of micro op which represent to register to register transfer op. It is also called as micro instruction or control word.


- Control signal generated based on microoperation.
- Control signal are directly realized on H/w circuit.

Control unit implement in 2 ways

- ① Hardwired control unit
- ② Microprogrammed control unit.

Horizontal  
Vertical

### Hardwired control unit



Hardwired control unit is implemented as a sequential logic circuit or finite state machine that generates a specific sequence of control signals.

In this design the control signal are directly realized on hardwired Circuit. Control signal are expressed in terms of SOP expression.

It is the fastest CU Design. It is used

in the real time application.  
 Even a minor modification required  
 redesign and reconnection of the circuit.  
 Hence it is not flexible therefore.  
 Therefore it is not suitable for  
 design and testing environment.

## Microprogrammed Control Unit

In microprogrammed control unit,  
 micro-instructions are stored in a  
 special memory called control memory.  
 Implemented using preprogramming approach  
 sequences is carried out by executing a  
 program consisting of micro-instruction.

Memory Address  
Register

Micro Instruction

MAR  $\leftarrow$  R<sub>3</sub> MAR in, R<sub>3</sub> out

## Microprogrammed control unit format

| Branch condition         | Flags                  | Control signals           | Control Address      |
|--------------------------|------------------------|---------------------------|----------------------|
| Bz - Branch on zero      |                        |                           |                      |
| BNZ - Branch on non-zero |                        |                           |                      |
| Bc - Branch Carry        |                        |                           |                      |
| Bov                      | System supported Flags | S - Sign<br>or - overflow | P - Parity           |
| Bnv                      | C - Carry<br>Z - Zero  |                           |                      |
|                          |                        | Encoded (Vertical)        | Decoded (Horizontal) |
|                          |                        | Types of Operation        | next Micro-operation |

In this design control memory is used to store the micro program the control memory is a permanent memory.

Eg: ROM

In the control memory the control words are stored. The format of the control words is Branch Condition, flags, control signals, control address.

Based on the way of storing the control signal in the control words we can classify the control words into 2 types:

- ① Horizontal control word
- ② Vertical control word

### ① Horizontal control word

It represent the control signal in the form of decoding patterns. One bit per control signal when the control unit support with horizontal control word then the corresponding control unit is called as horizontal microprogram control unit.

- \* It support with decode pattern of control signal.
- \* It support longer control words.
- \* It is used in the parallel processing application.
- \* It is a little bit flexible the hardware control unit.

(2)

## Vertical control unit

In this format the control signals are stored in encoded binary pattern when the control unit support with control word the corresponding control unit is called as vertical microprogrammed control unit.

- \* It supports encoded binary patterns of control signal and control signals required bit -  $\log_2 n$ .
- \* It is more flexible than horizontal and hardware.
- \* It supports smallest control word.
- \* There are no parallelisms in the vertical control unit.

Ques:

Consider a control unit. It supports with 48 control signals and 8 flag conditions. It also supports with 1024 control word memory. What is the size of control word in bits and control memory in bytes using horizontal programming.

|        |      |                |                 |  |
|--------|------|----------------|-----------------|--|
| 0      | 8    | 48             | 1024            |  |
| Branch | Flag | Control signal | Control Address |  |

48 - control signal

8 - Flag conditions

1024 - control word memory

Flag +  $\log_2$  no. of flag

8

$\log_2$

$$8 + \log_2 8 = \log_2 (2)^3 = 3 \text{ bits}$$

$\log_2$

Branch is not given = 0

Size = 1024 =  $2^{10}$  = 10 bits

Control word = 0 + 3 + 48 + 10  
= 61 bits

Control Memory =  $1024 \times 61$

8


= 7808 bytes

Collegesmate

EDUCATIONAL SUPPORT SERVICES

External

I/P



Next Address Information

## Microprogram Sequences

The basic components of microprogrammed control unit are the control memory and the circuits that select the next address.

The subunit of microprogrammed CU which presents an address to the control memory is called microprogram sequences.

The next address logic of the sequences determines the specific address source to be loaded into the Control Address Register. Two important factor that must be considered while designing the micro instruction sequences.

- ① The size of the micro-instruction.
- ② The address generation time.




Fig: Typical Micro program sequencer Organization

The purpose of microprogram sequencer is to present an address to the control memory so that a micro instruction may be read executed.

Here multiplexer selects an address from 4 sources and routes it into a control address register.

The output from CAR provides the address for the control memory.

The contents of CAR are incremented and applied to the MUX and to the stack register file.

## Hardwired Control Unit Vs Microprogrammed CU

### Key Point

Basic

Design

Modification It is difficult as the CU is hardwired.

Modifying it will required the change in H/W.

Instructions

It works well for simple instructions.

It works well for complex instructions.

Control Memory

Execution Speed

No control memory

Fast execution

Control memory is required

Comparatively slow



EDUCATIONAL SUPPORT SERVICES

RISC (Reduce Instruction Set Computer) is used in portable devices due to its power efficiency.

- \* Simple instructions are used and few instructions are used.
- \* Few addressing modes are used.
- \* Memory access limited to load and store instruction.
- \* All operation done within the register of CPU.
- \* Single cycle instruction execution.
- \* Fixed length easily decoded.


CISC (Complex Instruction Set Computer)

- \* Large no. of instruction.
- \* Same instruction that performed specified tasks are used infrequently.
- \* A large variety of addressing modes
- \* Variable length instruction formats.
- \* Instruction that manipulate operands in memory.


Architecture of RISC

It uses highly optimized set of instructions.

It is used in tablets, mobiles / smartphones, portable devices.



## Architecture of CISC



## Horizontal Vs Vertical Microprogrammed



- (1) Long format used of horizontal
- (2) Ability to express a high degree of parallelism.
- (3) Little encoding of the control information.
- (4) When higher operating speed is design.
- (1) Short format are used.
- (2) Limited ability to express parallel.
- (3) Considerable encoding of the control information.
- (2) When slower operating speed is design.

## Pipelining

 Collegesmate  
EDUCATIONAL SUPPORT SERVICES

Pipelining is the process of arrangement of hardware elements of CPU such that its overall performance is increased.

Simultaneous execution of more than one instruction takes place in pipelined processor. In pipeline multiple instruction are overlapped in execution.



Non Pipelining

5 stage: ① IF

② ID

③ EX

④ MEM

⑤ WB

+ write back

If 5 stage are used

number of stage = k

number of instruct = n

n → (n-1)

$$k + (n-1)$$

$$= 5 + (8-1)$$

$$= 5 + 7 = 12$$

$$5CC \times 8I = 40 CC$$

non pipeline to  
be executed

CPI ≈

clock per

instruction

Collegesmate

EDUCATIONAL SUPPORT SERVICES

Execution of a complete instruction

Add(R3), RL

Step

Action

1 POut, MARin, Read, Select Y, Add, Zin

2 Zout, PCin, Yin, WMF C

3 MDRout, IRin

4 R3out, MARin, Read

5 R1out, Yin, WMF C

6 MDRout, Select Y, Add, Zin

7 Zout, R1in, End