

Unit 2: Arithmetic and logic. Unit

Binary Arithmetic of "on Unsigned and Signed Binary No.

① Addition of " on Unsigned No.

Rules

a) $0 + 0 = 0$

b) $0 + 1 = 1$

c) $1 + 0 = 1$

d) $1 + 1 = 0$ carry $\rightarrow 1$

e) $1 + 1 + 1 = 1$ carry $\rightarrow 1$

Eg:

$$\begin{array}{r}
 13 + 12 \\
 13 : 1101 \\
 12 : 1100 \\
 \hline
 & 1 & 1101 \\
 & + 1100 & \xrightarrow{\leftarrow\!\!\!-\!\!\!\rightarrow} \\
 & 1001 & \Rightarrow 25
 \end{array}$$

Collegesmate


EDUCATIONAL SUPPORT SERVICES
Signed number: There are three ways in which signed numbers can be represented in binary form:

- a) Sign Magnitude
- b) 1's complement
- c) 2's complement

a) Sign Magnitude: When a signed binary number is represented in sign magnitude, the left most bit is sign bit which tell you whether the number is positive or negative. A 0 is for +ve and 1 is for -ve and remaining bits are the


magnitude bits.

Eg:



$+ \Rightarrow 0$ (Sign bit)

$- \Rightarrow 1$ (Sign bit)



(b) 1^s complement & 1^s complement of a binary number are important because they permit the representation of negative numbers. It is simply changing all 1s to 0s and all 0s to 1s.

Eg:

$$0 \ 1 \ 0 \ 0 \ 0 \ 1 \ 0 \ 1 \ 0$$

↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓

$$\Rightarrow 1 \ 0 \ 1 \ 1 \ 1 \ 0 \ 1 \ 0 \ 1$$

(c) 2^s complement: The 2^s complement of a binary Number is found by adding 1 to LSB of the 1^s complement.

$$2^s \text{ complement} = 1^s \text{ complement} + 1$$

Eg:

$$1^s \text{ complement: } 1 \ 0 \ 1 \ 1 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0$$

$$+ 1$$

$$2^s \text{ complement: } 1 \ 0 \ 1 \ 1 \ 1 \ 0 \ 1 \ 0 \ 1 \ 1$$

Ans,

Addition and Subtraction on Signed Number

⇒ There are four case to perform on subtraction as well addition.

Case 1°: $(A - B)$



is same as

$$(+A) + (-B)$$

Case 2°: $(+A) + (+B)$

case 3°: ~~(+A)~~ $(-A) + (+B)$

case 4°: $(-A) + (-B)$

Eg: Case 1°: $(A - B) \Rightarrow (+A) + (-B)$

$$12 - 8$$

Step 1° Consider it to this form

$$(+12) + (-8)$$

EDUCATIONAL SUPPORT SERVICES

Step 2° Write the Binary No.

$$+12 = 101100$$

Sign bit ↳ Magnitude

Step 3° (-8) So write the binary of $(+8)$

$$+8 = 101000$$

Sign magnitude.

Change it to 1's complement

$$= 101111$$

Now Add 1 to it i.e. calculate it's 2's complement

$$\begin{array}{r} 1 \ 0 \ 1 \ 1 \ 1 \\ + \ 1 \\ \hline \end{array}$$

Sign bit ↳ 1.1 000 ↳ magnitude

Page No.	
Date:	

$$110_2 - 8 = 11000$$

Step 4 : Add both binary numbers

$$\begin{array}{r}
 01100 \rightarrow 5 \text{ bit} \\
 + 11000 \rightarrow 5 \text{ bit} \\
 \hline
 100100 \rightarrow 6 \text{ bit}
 \end{array}$$

(So ignore insignificant bits)


$$\text{Ans: } 00100$$



Collegesmate

EDUCATIONAL SUPPORT SERVICES

Flowchart for addition and subtract operation



Eg: Perform the op " 6 - 7 "

Step 1: Write the Binary of Both number

$$6 \rightarrow 110$$

$$7 \rightarrow 111$$

Step 2: Write the sign bit.

$$A_s \leftarrow 0$$

$$B_s \leftarrow 0$$

Step 3: Perform the subtraction using flow chart

$$A_s + B_s = 0 + 0 = 0$$

$$\text{So } A_s = B_s$$

$$E_A \leftarrow A + \bar{B} + 1$$

Step 4:

$$A \leftarrow 0110$$

$$B \leftarrow 0111$$

$$\bar{B} \leftarrow 1000$$

$$\bar{B} + 1 \rightarrow \underline{\underline{1001}}$$

$$A : 0110$$

$$\bar{B} + 1 : + 1001$$

$$\underline{\underline{1111}}$$

Step 5: $E_A \leftarrow 1111$ No carry

Step 6: $E = 0 \Rightarrow A \leftarrow \bar{A}$

Step 7: 1's complement of A value

$$A \leftarrow 1111$$

$$A \leftarrow 0000$$

Step 8:

add F to A

$$\begin{array}{r} 0 \ 0 \ 0 \ 0 \\ + 1 \\ \hline \end{array}$$

$$\begin{array}{r} 0 \ 0 \ 0 \ 1 \\ \hline \end{array}$$

Step 9: Complement of sign bit (A)

$$A \leftarrow A_S$$


$$1 \leftarrow 0$$

$\begin{array}{r} 1 \ 0 \ 0 \ 0 \ 1 \\ \text{Sign} \quad \text{magnitude} \end{array}$

Plus = 10001

Look Ahead Carry Adder

EDUCATIONAL SUPPORT SERVICES





n bit adder repeat carry adder

Unit 1 Questions

Ques A machine has 24 bit instruction format. It has 32 registers and each of which is 32 bit long. It needs to support 49 instructions. Each instruction has 2 register operands and one immediate operand. If the immediate operand is ^(means -ve) signed integer, the minimum value of immediate operand is

- A) -64 B) -128 C) -256 D) -32




Types of CPU Organisation

- 1) Single Acumulator organisation → single Address & Adder
- 2) General Register Organisation → 2 addresses/3 addrs
- 3) Stack Organisation

1) Single Accumulator



Org



2) General Register Org

Collegesmate

EDUCATIONAL SUPPORT SERVICES



$$X = (A + B) + (C + D)$$

Add R₁, A, B

Add R₂, C, D

MUL X, R₁, R₂

~~Add R~~

R₁ ← (A) + (B)

R₂ ← (C + D)

M[X] ← R₁ * R₂

U.I.179
U.I.18

Register Stack Organisation (LIFO)

Address

flip flop

PUSH	64 word	Reg.	POP
$SP \leftarrow SP + 1$			$DR \leftarrow M[SP]$
$M[SP] \leftarrow DR$			$SP = SP - 1$
If ($SP = 0$) then ($Full \leftarrow 1$)			If ($SP = 0$) then $(Empty \leftarrow 1)$
$Empty \leftarrow 0$			$Full \leftarrow 0$
	$\rightarrow 1$		
	$SP \leftarrow 0$		

Data Register

Collegesmate

EDUCATIONAL SUPPORT SERVICES

Addressing Modes

- 1) Implied mode
- 2) Immediate Mode
- 3) Register Mode
- 4) Register Indirect Mode
- 5) Auto Increment Mode
Auto Decrement Mode
- 6) Direct Addressing Mode
- 7) Indirect addressing mode
- 8) Relative address Mode
- 9) Indexed Addressing mode
- 10) Base Register addressing mode

Implied mode / Implicit mode

- ↳ Operand is specified implicitly in the definition of instruction.
- ↳ Used for zero address and one address instructions

Eg : * INC A
 * CRC
 * CL A
 * Add

Opcode | Operand

- ↳ Reduce size of instruction

Immediate

- ↳ Operand is directly provided as constant.
- ↳ No computation required to calculate effective address.


Opcode | Operand

Add R1 #3

Register mode

- ↪ Operand is present in the register
- ↪ Register no. is written in instruction.

Register no. (R_1)



- ↪ High speed


Register Indirect Mode

- ↪ Register contains address of operand rather than operand itself.



Auto increment or Auto decrement


- ↪ Special case of Register indirect addressing mode.




Ques

Direct Addressing / Absolute Addressing mode

- Actual address is given in instruction.
- Used to access variables.




Disadvantage: If instruction size is fixed



Collegesmate

EDUCATIONAL SUPPORT SERVICES


2¹² = 4096 locations



Ques


Indirect addressing mode

- Used to implement pointers and passing parameters.
- 2 memory access required.



Relative Addressing mode


Effective Address = PC + offset



Used in instructions like branch, jump.

Base Register Addressing Mode

Used in Program Relocation



$$EA = \text{Base Register} + \text{Displacement}$$

value

$$= 400 + 60$$

$$= 460$$

Indexed Addressing Mode

- ↳ Use to access or implement array efficiently.
- ↳ Multiple Registers required to implement.
- ↳ Any element can be accessed without changing instruction.



Indexed Register

$$EA = \text{Base address} + \text{Index Register value}$$

$$= 100 + 4 \\ = 104$$

EDUCATIONAL SUPPORT SERVICES

K map sum(S)

A	B	\bar{B}	B
0	0	1	1
1	1	0	0

K map for carry(C)

A	B	0	1
0	0	1	1
1	1	1	0

$$S = \bar{A}\bar{B} + A\bar{B}$$

$$\Rightarrow S = A \oplus B$$

$$C = AB$$

In half adder adding of carry is not possible.

Unit 2: Arithmetic and Logic Unit

Syllabus: Look ahead carries adders

Multiplication: Signed operand -

Multiplication, Booth's algorithm and

array multiplier. Division and logic

operations. Floating point arithmetic

operation, Arithmetic & logic unit design.

IEEE Standard for Floating Point Numbers.

Half Adder (combinational logic circuit designed to add two single bit numbers)





add 2 } digit
bits
decimal no. (any number)

Collegemate

EDUCATIONAL SUPPORT SERVICES

Truth table

A	B	C	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



Half Adder Circuit

Full Adder

3-bit

$$\begin{array}{r}
 0 & 0 & 1 \\
 + 0 & + 1 & + 1 \\
 \hline
 0 & 1 & 10 \xrightarrow{\text{Sum}} \\
 & & \curvearrowleft \text{Carry out}
 \end{array}$$


$$\begin{array}{r}
 1 \quad 1 \\
 \downarrow \quad \downarrow \\
 1 \quad 0 \quad 0 \quad 1 \quad \text{Carry Input} \\
 0 \quad 0 \quad 1 \quad 1 \\
 \hline
 1 \quad 1 \quad 0 \quad 0
 \end{array}$$

Truth Table

A	B	C_i	S	C_o
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Collegesmate

EDUCATIONAL SUPPORT SERVICES



Binary to Gray Code

Decimal

Binary

Gray

	A	B	C	D	E	F
0	0	0	0	0	0	0
1	0	0	1	0	0	1
2	0	1	0	0	1	1
3	0	1	1	0	1	0
4	1	0	0	1	1	0
5	1	0	1	1	1	1
6	1	1	0	1	0	1
7	1	1	1	1	0	0

Step 1: First bit as it is put.


Step 2: Next two bit and previous bit also include to operate XOR operation.

ABC		EDUCATIONAL SUPPORT SERVICES				
A	B	00	01	11	10	
0		0	1	3	2	$D = A$
1		1	1	1	1	
		4	5	7	6	


Kmap for E

ABC		00	01	11	10	
A	B	00	01	11	10	
0		0	1	1	1	$E = A\bar{B} + \bar{A}B$
1		1	1	1	1	$= A \oplus B$

KMap for F



$$F = \bar{B}C + B\bar{C} \Rightarrow F = B \oplus C$$



Page No.			
Date:			

Gray Code to Binary Code

If given a gray code 101101101 to convert into Binary code.

Gray code

A	B	C
0	0	0
0	0	1
0	L	10
0	L	0
L	1	0
1	L	L
L	0	L

Binary Code

B ₁	B ₂	B ₃
0	1	0
0	0	1
0	1	0
1	0	0
1	0	1
1	1	0
L	L	0

Decoder: Decoder means decode the input and provide 2^n output

$$n=3 \quad 2^n = 2^3 = 8$$

Input

Output

3x8 Decoder Truth Table			2^7	2^6	2^5	2^4	2^3	2^2	2^1	2^0	
E	A	B	C	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
1	0	0	0	0	0	0	0	0	0	0	1
L	0	0	L	0	0	0	0	0	0	1	0
1	0	L	0	0	0	0	0	0	1	0	0
L	0	L	L	0	0	0	0	1	0	0	0
1	L	0	0	0	0	0	0	1	0	0	0
L	L	0	L	0	0	1	0	0	0	0	0
1	L	L	0	0	1	0	0	0	0	0	0
L	1	L	L	1	0	0	0	0	0	0	0
O	P	X	X	0	0	0	0	0	0	0	0

$$D_7 = ABC$$

$$D_6 = A B \bar{C}$$

$$D_5 = A \bar{B} C$$

$$D_4 = A \bar{B} \bar{C}$$

$$D_3 = \bar{A} B C$$

$$D_2 = \bar{A} B \bar{C}$$

$$D_1 = \bar{A} \bar{B} C$$

$$D_0 = \bar{A} \bar{B} \bar{C}$$



Collegesmate


EDUCATIONAL SUPPORT SERVICES

Page No.	
Date:	

A

B

C



D₇

D₆

D₅

D₄

D₃

D₂

D₁

D₀



EDUCATIONAL SUPPORT SERVICES

Full Adder

K Map for Sum (S)

		\bar{C}_i	$\bar{B}C_i$	$\bar{B}C_i$	$\bar{B}C_i$	$\bar{B}\bar{C}_i$
		00	01	11	10	
\bar{A}	0	1	1	1	1	
	1	1	1	1	1	S

$$\text{Sum } (S) = A \oplus B \oplus C_i$$

$$\begin{aligned}
 & \cancel{\bar{A}BC + ABC + \bar{A}\bar{B}\bar{C} + A\bar{B}C} = \bar{A}B(C + E) + \bar{B}(\bar{A}C + AC) \\
 & \cancel{- \bar{A}B + \bar{A}\bar{B}\bar{C} + A\bar{B}C} = \bar{A}B + \bar{B}(1 - A + A) \\
 & = \bar{A}(B + \bar{B}\bar{C})
 \end{aligned}$$


K Map for Carry (C_o)

		$\bar{B}C_i$	00	01	11	10	
		00	1	1	1	1	
\bar{A}	0	1	1	1	1	1	
	1	1	1	1	1	1	$C_o = \bar{B}C_i + \dots$

$$C_o = \bar{B}C_i + AB + AC_i$$


$A \quad B \quad C_i$

$$\begin{aligned}
 S &= A \oplus B \oplus C \\
 S &= A \oplus \bar{B} \oplus C
 \end{aligned}$$



$$C_o = \bar{B}C_i + AB + AC_i$$

Look ahead Carry Adder



n bit adder repeat carry Adder discuss in the last section is implemented using

full adder stage in which the carry output of each full adder stage is connected to the carry input of the next higher order stage.

The sum and output of any stage can not be produced until the input carry occurs this lead to time delay in the addition process. This delay is known as propagation delay.

$$E.g. \begin{array}{r} & c_3 \\ & | \\ & c_2 \\ & | \\ & c_1 \end{array}$$


$$\begin{array}{r} \text{Eg: } 0 \ 1 \ 0 \ 1 \\ \quad 0 \ 0 \ 1 \ 1 \\ \hline \quad 1 \ 0 \ 0 \ 0 \end{array} \quad C_0 \leftarrow 0$$

Addition of the LSB position produce a carry into the second position. This carry added to the second position produce a carry into the third position. The later carry when added

to the bit of the third position produce carry into the last position.

Generally carry propagation delay and sum propagation delay are increased in terms of gate delay.

One method of speeding up this process by eliminating interstage carry delay is called look-ahead carry adder.



Consider a circuit of full adder we define two function carry generate and carry propagate.

$$P_i^0 = A_i^0 + B_i^0$$

$$G_i^0 = A_i^0 \cdot B_i^0$$

The output sum and carry can be expressed as:

$$S_i = P_i + C_i$$

$$C_{i+1} = G_i + P_i C_i$$

C_i is called carry generate and it produce on carry when both A_i and B_i are one regardless of the input carry. P_i is called carry propagate because it is termed associated with the propagation of the carry from C_i to C_{i+1} .

$$C_{i+1} = G_i + P_i C_i$$

$$i=0$$

$$C_1 = G_{i0} + P_{i0} C_0$$

$$i=1$$

$$\begin{aligned} C_2 &= G_{i1} + P_{i1} C_1 \\ &= G_{i1} + P_{i1} (G_{i0} + P_{i0} C_0) \end{aligned}$$

$$C_2 = G_{i1} + P_{i1} G_{i0} + P_{i1} P_{i0} C_0$$

$$i=2$$

$$\begin{aligned} C_3 &= G_{i2} + P_{i2} C_2 \\ &= G_{i2} + P_{i2} (G_{i1} + P_{i1} G_{i0} + P_{i1} P_{i0} C_0) \end{aligned}$$


$$C_3 = G_{i2} + P_{i2} G_{i1} + P_{i2} P_{i1} G_{i0} + P_{i2} P_{i1} P_{i0} C_0$$

$$i=3$$

$$C_4 = G_{i3} + P_{i3} C_3$$

$$C_4 = G_{i3} + P_{i3} (G_{i2} + P_{i2} G_{i1} + P_{i2} P_{i1} G_{i0} + P_{i2} P_{i1} P_{i0} C_0)$$

$$C_4 = G_{i3} + P_{i3} G_{i2} + P_{i3} P_{i2} G_{i1} + P_{i3} P_{i2} P_{i1} G_{i0} + P_{i3} P_{i2} P_{i1} P_{i0} C_0$$



Page No.	
Date:	

Binary Multiplication

Binary multiplication follow some rules:

$$0 * 0 = 0$$

$$0 * 1 = 0$$

$$1 * 0 = 0$$

$$1 * 1 = 1$$

Eg: Perform multiplication 12×3

Step 1: Write a Binary of 12 (8 bit representation)

$$\begin{array}{ccccccc} 0 & 0 & 0 & 0 & 1 & 1 & 0 \end{array}$$


Step 2: Write the binary of 3 (8 bit representation)

$$\begin{array}{ccccccc} 0 & 0 & 0 & 0 & 0 & 0 & 1 \end{array}$$

Step 3: Neglect the ~~insignificant~~ zeros.

$$\begin{array}{r}
 1100 \\
 \times 0011 \\
 \hline
 1100 \\
 0000 \\
 \hline
 0000 \\
 \hline
 0100100
 \end{array}$$

Flowchart of Unsigned Binary Multiplication



Eg: 3×4 to perform multiplication

Sol: Step1: Write the Binary of decimal no.
 $3 \rightarrow 0011 \rightarrow M \rightarrow \text{Multiplicand}$
 $4 \rightarrow 0100 \rightarrow Q \rightarrow \text{Multiplier}$

Electrical
measurements
come in various
instruments

② Digits

displays numerals

3 x 4m
2
9

Page No.			
Date:			

Step 2: Write down the Table.


Count (SC)	E	A	Q	Steps
4	0	0000	0100	Initial
4	0	0000	0010	shift right (E, AC, Q)
		0000	0001	
3	0	0000	0010	SC ← SC - 1
3	0	0000	0001	shift right (E, AC, Q)
2	0	0000	0001	SC ← SC - 1
2	0	0000	0001	
2	0	0011	0001	EA ← A + M
2	0	0001	1000	shift right (E, AC, Q)
1	0	0001	1000	SC ← SC - 1
1	0	0000	1100	shift right (E, AC, Q)
0	0	0000	1100	SC ← SC - 1

EDUCATIONAL SUPPORT SERVICES

Ans: 00001100

Binary Signed Number Multiplication Using Booth's Algorithm

Flowchart



where

ARSH = Arithmetic Right Shift

Four Cases are used

- ① Both (+ve) no. i.e. $(+A) * (+B)$
- ② Both (-ve) no. i.e. $(-A) * (-B)$
- ③ First no. (+ve) and second no. (-ve) i.e. $(+A) * (-B)$
- ④ First no. (-ve) and second (+ve) i.e. $(-A) * (+B)$

Case 1: $(+5) * (+4)$ using Booth's algorithm.

Step 1: Create a Table format

SC	A	Q	Q-1	Steps
----	---	---	-----	-------

Step 2: Write the Binary of Both Number.

$$(+5) = 101$$

$$(+4) = 100$$

Step 3: Provided a sign bits of both number and also calculated two's complement of Both no.

$$\begin{array}{r} (+5) = 0101 \\ (+4) = 0100 \end{array}$$

+ 1

1100 (-4)
+ 1

1011 (-5)

Step 4: First value Represent of M (Multiplicand)

$$M = 0101 (+5)$$

Second value represent of Q (Multiplier)

$$Q = 0100 (+4)$$

Step 5: Put all values in the Table.

SC	AC	Q	Q-1	Steps
100	0000	0100	0	Initial

Step 7:

SC means number of bits are used in multiplicand and multiplier. So, 4 bits are used SC value = 4 (100)

Step 8:

Write down the initial value.

Step 9:

Check the value Q or Q-1 if found 00.
So next opⁿ to be perform shifting - if found 01 to be perform $A \leftarrow A + M$
if found 10 to be performed $A' \leftarrow A - M$

SC	AC	Q	Q-1	Steps
4	0 0 0 0	0 1 0 0	0	Initial
4	0 0 0 0	0 0 1 0	0	Arithmetic shift
3	0 0 0 0	0 0 1 0	0	SC \leftarrow SC - 1
3	0 0 0 0	0 0 0 1	0	Arithmetic shift
2	0 0 0 0	0 0 0 1	0	SC \leftarrow SC - 1
2	1 0 1 1	0 0 0 1	0	A \leftarrow A - M
2	1 1 0 1	1 0 0 0	1	SC \leftarrow SC - 1
1	1 1 0 1	1 0 0 0	1	Arithmetic shift
	$\begin{array}{r} 1 \\ + 0 \\ \hline 1 \end{array}$	$\begin{array}{r} 0 \\ 0 \\ 0 \\ 1 \\ \hline 1 0 0 1 0 \end{array}$		A \leftarrow A - M
1	1 0 0 1 0	1 0 0 0	1	A \leftarrow A + M
1	0 0 1 0	1 0 0 0	1	A \leftarrow A + M
1	0 0 0 1	0 1 0 0	0	Arithmetic shift
0	0 0 0 1	0 1 0 0	0	SC \leftarrow SC - 1

Step 10:

Final value is SC = 0 then stop the process and Resultant of $(A \cdot Q)$

Step 1: $A C = 0001 \quad Q = 0100$

Ans:

~~$00010100 \quad (+20)$~~

sign bit

Case 2: One (+ve) and second (-ve)

Eg: $(+5) * (-4)$

$\Rightarrow M = +5 = 0101$ ~~$M = +5$~~

$Q = +4 = 0100$

$M = 0101 \quad Q = +4 = 0100$

$1^{\text{st}} \text{ comp} = 1010 \quad 1^{\text{st}} \text{ comp} = 1011$
 $+1 \qquad \qquad \qquad +1$

$2^{\text{nd}} \text{ complement} = 1011 \quad 2^{\text{nd}} \text{ comp} = 1100$

$M(-5) = 1011 \quad Q = -4 = 1100$

SC AC

0100 0000

0011 0000

0010 0000

$$\begin{array}{r} +1 \\ +1 \\ \hline 1011 \end{array}$$

 EDUCATIONAL SUPPORT SERVICES

Q

1100

Q_{-1}

0

Steps

Initial

ARSH, SC \leftarrow SC-1

ARSH, SC \leftarrow SC-1

$A \leftarrow A - M$

0010 1011

0011

0

$A \leftarrow A - M$

0001 1101

1001

1

ARSH, SC \leftarrow SC-1

0000 1110

1100

1

ARSH, SC \leftarrow SC-1

$A \cdot Q$

Ans: $1101100 \Rightarrow 2^{\text{nd}} \text{ complement Result}$

Signbit ~~1100~~ $\overline{1101100}$

$$\begin{array}{r} 0010011 \\ +1 \end{array}$$

$$\boxed{0010101.00} \Rightarrow (-20) \text{ Ans}$$

Case 3:

$$(-5) * (+4)$$

$$M = +5 = 0101$$

$$IS = 1010$$

$$Q = +4 = 0100$$

+1

$$2S = 1011$$

SC

AC

Q

Q-1

Steps

4

0000

0100

0

Initial

5

0000

0010

0

ARSH, SC ← SC-1

2

0000

0001

0

ARSH, SC ← SC-1

$$\begin{array}{r} + \\ \hline \end{array}$$

2

0101

0001

0

A ← A - M

2

0101

0001

0

A ← A - M

3

0010

1000

1

ARSH, SC ← SC-1

4

0010

1000

1

~~A ← A - M~~

Collegesmate

EDUCATIONAL SUPPORT SERVICES

1

1101

1000

1

AC ← A + M

0

1110

1100

0

ARSH, SC ← SC-1

$A \cdot Q = 1110 \cdot 1100$ 2^s complement
 sign

$$IS: 0010011$$

+1

$$2S: \underline{1001010} = (-20)$$

$$\text{Case 4: } (-5) * (-4)$$

$$M = -S = 1011$$

$$M = +5 = 0101$$

$$g = -4 = 160^{\circ}$$

$$q = -4 = 0 \ 1 \ 0 \ 0$$

SC	AC	Q	Q-1	Steps
4	0000	1100	0	Initial
3	0000	0110	0	ARSH, SC \leftarrow SC-1
2	0000	0011	0	ARSH, SC \leftarrow SC-1
	+ 0 0 0 0 0 1 0 1 <u>0 1 0 1</u>			A \leftarrow A - M
2	0101	0011	0	A \leftarrow A - M
1	0010	1001	1	ARSH, SC \leftarrow SC-1
0	0001	0100	1	ARSH, SC \leftarrow SC-1
	+ 0 0 0 1 1 0 1 1 <u>1 0 1 1</u>			A \leftarrow A - M
0	1100	0000		

~~Ans: A.Q: 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0~~ ~~Answer~~

Binary Array Multiplier

An array multiplier is a digital combinational circuit used for multiplying two binary numbers by employing an array of full adders and half adders.

$$Q : A_1 \quad 0 \\ B : b_1 \quad 0$$

$$A_1 \quad A_0$$

$$\times B_1 \quad B_0$$

$$A_1 B_0 \quad A_0 B_0$$

$$A_1 B_1 \quad A_0 B_1$$

$$A_1 B_1 \quad A_1 B_0 + A_0 B_1 \quad A_0 B_0$$

Multiplicand

$\leftarrow 1011 \times 1101 \rightarrow$ Multiplier

$$a_3 \quad a_2 \quad a_1 \quad a_0$$


$$1 \quad 0 \quad 1 \quad 1$$

① AND

1 level
circuit

Collegesmate

EDUCATIONAL SUPPORT SERVICES




Shift Microoperation

Shift microoperations are those that shift the binary digits in a register either leftwards or rightwards.

Categories of Shift microoperations

① Logical shift





② Circular shift microoperation

Left




Right




③ Arithmetic shift microoperation

Left



Right



(Same as logical shift
left)

Collegesmate

EDUCATIONAL SUPPORT SERVICES

Floating Point Number addition

Algorithm

- ① Select 2 floating Point number and then compare their exponent.
- ② Choose the highest exponent and align the mantissa.
- ③ Perform addition of the two numbers.

FPN Representation

$$N = \pm M * r^{\pm E}$$

r : radix / Base

Eg: $x = 0.9504 \times 10^3$

$y = 0.8200 \times 10^2$

Exponent of x
Exponent of y
 $x = 3$

$y = 2$

Exponent of $x >$ Exponent of y
 $x > y$

$x = 0.9504 \times 10^3$

$y = 0.8200 \times 10^2 = 0.08200 \times 10^3$

$x+y = 0.9504 \times 10^3 + 0.08200 \times 10^3$

= add the Mantissa

$= (0.9504 + 0.08200) \times 10^3$

$= 1.03240 \times 10^3$

Floating Point Multiplication

Step 1: Check for zero

Step 2: Add the exponents and subtract 127 (bias).

Step 3: Multiply the mantissa and determine of sign of the resultant.

Step 4: Normalize the resulting value if necessary.

Eg:
$$\begin{array}{c} \boxed{1} & 00000111 & 1000\ldots000 \\ S & E. & M \end{array} \times 2^{+127}$$

$$\begin{array}{c} \boxed{0} & 11100000 & 1000\ldots000 \\ & E. & M \end{array} \times 2^{224-127}$$

Add exponent:

$$\begin{aligned} & 00000111 + 11100000 \\ & = 11100111 (231) \end{aligned}$$

Add the exponent $231 - 127$

$$\begin{array}{r} 11100111 \\ - 0111111 \\ \hline = 01101000 (104) \end{array}$$

Multiply mantissa

$$1.1000\ldots \times 1.1000\ldots = 10.01000\ldots$$

Normalize

$$10.01000\ldots \times 2^{104} = 1.001000 \times 2^{105}$$

Ans $\begin{array}{c} \boxed{1} & 01101001 & 001000 \\ S & E. & M \end{array}$

Page No.	
Date:	

Division

- Step 1: If the dividend is zero report result as 0.
- Step 2: If the divider is zero report result as ∞ .
- Step 3: Subtract exponent and bias.
- Step 4: Divide the mantissa and determine sign of the resultant
- Step 5: Normalize the result.