# OKI semiconductor MSM6434

#### HIGH-SPEED 4-BIT SINGLE CHIP MICROCONTROLLER WITH A/D CONVERTER

#### GENERAL DESCRIPTION

The OKI MSM6434 microcontroller is a low power, high-performance single-chip device implemented in complementary metal oxide semiconductor technology. 32K bits of mask program ROM, 1024 bits of data RAM, 13 Input/Output lines, a programmable timer/event-counter, 8 bit A/D converter, and oscillator are integrated onto one chip. Program memory is byte wide and data-paths are organized in 4 bit nibbles. RAM and I/O lines are bit addressable. 113 instructions include binary, BCD operations; bit set, reset, test; relative jumps; multi functional instructional (increment, modify, skip) 8 bit wide table output; subroutine call and return.


### **FEATURES**

- 4000 x 8 MASK ROM
   An evaluation board is available for up to 8k x 8.
- 256 x 4 RAM (including the stack area)
- 3 x 4, 1 x 1 ports, 13 I/O lines
   1 lines for input ports having a latch, and the other 12 lines for bit operation are available.
- Three built-in counters
   12-bit time-base counter
   12-bit programmable timer
   8-bit high-speed programmable time/event counter
- 4 interrupts with four priority levels
   (3 internal, 1 external)


- 32 stack levels (in RAM)
- LED direct drive available (8 mA x 3 ports at the same time)
- Power down features
- Instruction execution time 952 ns 4.2 MHz clock
- Instruction systems suitable for control
- 113 instructions
- 8 bit A/D converter (4 channel)
- Full static operation
- Low power consumption
   TYP 0.4 μW at V<sub>DD</sub> = 2V
   TYP 5 μW at V<sub>DD</sub> = 5V 0Hz clock
- 5V single power supply
- Package:

30 pin plastic shrink DIP (SDIP30-P-600) 40 pin plastic DIP (DIP40-P-400) 44 pin PLCC (QFJ44-P-S650)

### PIN CONFIGURATION



## **BLOCK DIAGRAM**



# PIN DESCRIPTION

Pin Name	Input/Output	Function	When Reset
P20/INT	Input	Input port with a latch. P20 is shared with INT input. (Fall trigger input). Built-in pull up register	The latch is reset
P50 - 53	Input/Output	4-bit input/output port	"0"
P70 - 73	Input/Output	4-bit input/output port	"0"
P80 - 83	Input/Output	4-bit input/output port	"0"
OSC0 OSC1	Input/Output	X'tal connection terminal for system clock oscillation	Oscillation wave
TEST	Output	(Test terminal for Maker)	Pulse output
TESTO - 3	Output	(rest terminal for waker)	Hi-z
RESET	Input	System reset input terminal	
CH0 - 3	Input	Analog voltage input pin	
VRH		Reference voltage input pin for A/D converter	
AVDD AGND		A/D converter power supply	
VDD GND		System power supply	

# **INSTRUCTION LIST**

	Mne	monic	Description	Code	Byte	Cycle
Load, Push, Pop	LAI	n	A←n	9n	1	1
	LLI	n	L←n	8n	1	1
	LHLI	nn	HL←nn	15nn	2	2
	LMI	nn	M(w)←nn	14nn	2	2
Load,	LAL		A←L	21	1	1
	LLA		L←A	2D	1	1
	LAH		A←H	22	1	1
	LHA		H←A	2E	1	1
	LAM		A←M	38	1	1
	LMA		M←A	2F	1	1
	LAM +		$A \leftarrow M, L \leftarrow L + 1, Skip if L = 0$	24	wŵw.	DatàSheet4U.

159

	Mnen	nonic	Description	Code	Byte	Cycle
	LAM –		$A \leftarrow M$ , $L \leftarrow L - 1$ , $SkipifL = F$	25	1	1
Exchange  Increment/ Decrement	LMA+		$M \leftarrow A, L \leftarrow L + 1, Skip if L = 0$	26	1	1
	LMA -	-	$M \leftarrow A$ , $L \leftarrow L - 1$ , Skip if $L = F$	27	1	1
	LAMM	n <sub>2</sub>	A←M, H←H∀n <sub>2</sub>	39-3B	1	1 1 1 1 2 2 3 3 3 1 1 1 1 1 1 1 1 1 1 1
Load,	LAMD	mm	A←Md	10mm	2	2
Push, Pop	LMAD	mm	Md←A	11mm	2	2
	LMTD	mm	$Md(w)\leftarrow T(M(w), A), T = ROM table$	19mm	2	3
	LMCT		M(w)←CT	3E59	2	2
	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	3E51	2	2		
	LTMM		TM←(M(w), A)	f L = F	2	
	PUSH		ST←C, A, H, L, SP←SP ~ 4	1C	1	3
	POP		C, A, H, L←ST SP←SP + 4	1D	1	3
	Х		A↔M	28	1	1 1 1 1 1 1 2 2 3 2 2 3 1 1 1 1 1 1 1 1
Exchange	XM	n <sub>2</sub>	$A \leftrightarrow M$ , $H \leftarrow H \lor n_2$	29-2B	1	1
	X +		$A \leftrightarrow M$ , $L \leftarrow L + 1$ , Skip if $L = 0$	3C	1	1 2 2 3 3 2 2 2 3 3 3 1 1 1 1 1 1 1 1 1
	X		$A \leftrightarrow M$ , $L \leftarrow L - 1$ , Skip if $L = F$	2C	1	
	INA	<u>-</u> .	$A \leftarrow A + 1$ , Skip if $A = 0$	30	1	1 1 1 1 2 2 3 3 3 1 1 1 1 1 1 1 1 1 1 1
	INM		$M \leftarrow M + 1$ , Skip if $M = 0$	33	1	1
	INL		L←L + 1, Skip if L = 0	31	1	1     1       1     1       1     1       2     2       2     2       2     2       2     2       2     2       2     2       2     2       1     3       1     1       1     1       1     1       1     1       1     1       1     1       1     1       1     1       1     1       1     1       1     1       1     1       1     1       2     2       1     1       1     1       2     2
	INH		H←H + 1, Skip if M = 0	32	1	
Exchange Increment/ Decrement	INMD	mm	Md←Md + 1, Skip if Md = 0	12mm	2	2
	DCA		$A \leftarrow A - 1$ , Skip if $A = F$	34	1	1
	DCM		M←M 1, Skip if M = F	37	1	1
	DCL		L←L – 1, Skip if L = F	35	1	1
	DCH		H←H – 1, Skip if H = F	36	1	1 1 1 1 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	DCMD	mm	Md←Md – 1, Skip if Md = F	13mm	2	2
	ADS		A←A + M, Skip if Cy = 1	02	1	1
	ADCS		A, C $\leftarrow$ A + M + C, Skip if Cy = 1	01	1	1 1 1 1 1 1 1 1 2 2 1 1 1 1
Arithmatic	ADC		A, C←A + M + C	03	1	1
Anumeuc	AIS n		$A \leftarrow A + n$ , Skip if $Cy = 1$	3E4n	2	2 3 2 2 2 2 2 3 1 3 3 1 1 1 1 1 1 1 1 1
Increment/	DAA		A←A + 6	06	1	1
	DAS		A←A + 10	0A	han bet	Chast

	Mne	monic	Description	Code	Byte	Cycle
	AND		A←A∧M	0D	1	1
	OR		A←A∨M	05	1	1
Compare	EOR	•	A←AAM	04	1	1
	CMA		A←Ā	ОВ	1	1
Arithmetic	CIA		A←Ā + 1	0C	1	1
	RAL	-	Rotate Left with C	0E	1	1
	RAR		Rotate Right with C	OF	1	1
	TC		Skip if C = 1	09	1	1
	SC		C←1	07	OD 1  O5 1  O4 1  OB 1  OC 1  OE 1  OF 1  O9 1	1
	RC		C←0	08	1	1
	CAI	n	Skip if A = n	3E0n	2	2
Arithmetic	CLI	n	Skip if L = n	3E2n	2	2
	CPI	p, n	Skip if Pp = n	17pn	2	2
	CMI	n	Skip if M = n	3E1n	2	2
	CAM		Skip if A = M	16	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1
	ТАВ	n <sub>2</sub>	Skip if A bit $(n_2) = 1$	54-57	1	1
	RAB	n <sub>2</sub>	A bit (n <sub>2</sub> )←0	64-67	1	1
	SAB	n <sub>2</sub>	A bit (n <sub>2</sub> )←1	74-77	1	1
	тмв	n <sub>2</sub>	Skip if M bit $(n_2) = 1$	58-5B	1	1
	RMB	n <sub>2</sub>	M bit $(n_2)$ ←0	68-6B	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1
	SMB	n <sub>2</sub>	M bit $(n_2)$ ←1	78-7B	1	1
	TFB	n <sub>2</sub>	Skip if F bit $(n_2) = 1$	5C-5F	1	1
operation	RFB	n <sub>2</sub>	F bit (n2)←0	6C-6F	1	1
	SFB	n <sub>2</sub>	F bit (n <sub>2</sub> )←1	7C-7F	1	1
	ТРВ	n <sub>2</sub>	Skip if P bit (n <sub>2</sub> ) = 1	50-53	1	1
	RPB	n <sub>2</sub>	P bit (n <sub>2</sub> )←0	60-63	1	1
	SPB	n <sub>2</sub>	P bit (n <sub>2</sub> )←1	70-73	2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1
	TPBD	pn <sub>2</sub>	Skip if Pp bit $(n_2) = 1$	3D p <sub>0∼3</sub>	2	2
	RPBD	pn <sub>2</sub>	Pp bit $(n_2)$ ←0	3D p <sub>4∼7</sub>	1 1 1 1 1 1 1 1 1 2 2 2 2 2 1 1 1 1 1 1	2
	SPBD	pn <sub>2</sub>	Pp bit (n <sub>2</sub> )←1	3D p <sub>8∼B</sub>		2

	Mnemonic	Description	Code	Byte	Cycle
	MEI	MEIF←1	3E60	2	2
	MDI	MEIF←0	3E61	2	2
	EITB	EITBF←1	3DC9	2	2
	EITM	EITMF←1	3DCA	2	2
	EICT	EICTF←1	3DCB	2	2
	EIEX	EIEXF←1	3DC8	2	2
	DITB	EITBF←0	3DC5	2	2
	DITM	EITMF←0	3DC6	2	2
	DICT	EICTF←0	3DC7	2	2
	DIEX	EIEXF←0	3DC4	2	2
Interrupt	TITB	Skip if EITBF = 1	3DC1	2	2
	TITM	Skip if EITMF = 1	3DC2	2	2
	TICT	Skip if EICTF = 1	3DC3	2	2
	TIEX	Skip if EIEXF = 1	3DC0	2	2
	TQEX	Skip if IRQEX = 1	3D20	2	2
	ТОТВ	Skip if IRQTB = 1	3DD0	2	2
	TQTM	Skip if IRQTM = 1	3DD1	2	2
	тост	Skip if IRQCT = 1	3DD2	2	2
	RQEX	IRQEX←0	3D24	2	2
	RQTB	IRQTB←0	3DD4	2	2
	RQTM	IRQTM←0	3DD5	2	2
	RQCT	IRQCT←0	3DD6	2	2
	ECT	CTF←1 (start)	3DBB	2	2
Counter	DCT	CTF←0 (stop)	3DB7	2	2
	TCT	Skip if CTF = 1	3DB3	2	2
	JCP a <sub>6</sub>	PC←a <sub>6</sub>	C0~FF	1	1
	JP a <sub>12</sub>	PC←a <sub>12</sub>	4a <sub>12</sub>	2	2
Branch	CZP a	ST←PC + 1, PC←2a, SP←SP – 4	Ва	1	4
	CAL a <sub>12</sub>	ST←PC + 2, PC←a <sub>12</sub> , SP←SP – 4	Aa <sub>12</sub>	2	4
	RT	PC←ST, SP←SP + 4	IE	1	4

	Mnemonic	Description	Code	Byte	Cycle
_	RTS	PC←ST, SP←SP + 4, Skip unconditional	IF	1	4
Branch	JA	PC←(PC←A) + 1	IA	1	1
	JM	PC←(M(w), A)	IB	1	2
	IP	A←P	20	1	1
Input/	IPD p	A←Pp	3DpD	2	2
Output	ОР	P←A	23	1	1
	OPD p	Рр←А	3DpC	2	2
	NOP	No Operation	00	1	1
CPU control	HALT	Halt CPU	3DB8	2	2
	STOP	Stop Clock	3DB9	2	2

# **ABSOLUTE MAXIMUM RATINGS**

Item	Symbol	Conditions	Limits	Unit
	V <sub>DD</sub>		- 0.3 to 7	V
Supply Voltage	AV <sub>DD</sub>	Ta = 25°C	- 0.3 to 7 AV <sub>DD</sub> = V <sub>DD</sub>	V
	VRH	- 0.3 to V <sub>DD</sub>		V
Input Voltage	Vı		- 0.3 toV <sub>DD</sub>	V
Output Voltage	Vo		- 0.3 toV <sub>DD</sub>	V
Power Dissipation	P <sub>D</sub>	Ta = 25°C per package	200 max.	mW
		Ta = 25°C per out	50 max.	mW
Storage Temperature	T <sub>STG</sub>	_	- 55 to + 150	°C

# **OPERATING RANGE**

ltem	Symbol	Conditions	Limits	Unit
Supply Voltage	V <sub>DD</sub>	f <sub>(OSC)</sub> ≤ 1 MHz	3 to 6	٧
sappi, vallage		f <sub>(OSC)</sub> ≤ 4.2 MHz	4.5 to 5.5	V
Data-Hold Voltage	V <sub>DDH</sub>	f <sub>(OSC)</sub> = 0 Hz	2 to 6	V
Operating Temperature	T <sub>OP</sub>	_	- 40 to +85	°C
Fan Out	N	MOS Load	15	_
		TTL Load	1	

## DC CHARACTERISTICS

 $(V_{DD} = AV_{DD} = 5V \pm 10\%, Ta = -40 \text{ to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
"H" Input voltage *1 *2	V <sub>IH</sub>	_	2.4	_	V <sub>DD</sub>	V
"H" Input voltage *3 *4	V <sub>1H</sub>	_	3.6	_	V <sub>DD</sub>	٧
"L" Input voltage	V <sub>IL</sub>	_	- 0.3		0.8	V
"H" Output Voltage *1 *5	V <sub>OH</sub>	I <sub>O</sub> = - 15//A	4.2	-	-	V
"L" Output voltage *1	V <sub>OL</sub>	I <sub>O</sub> = 1.6mA	-	_	0.4	V
"L" Output voltage *5	V <sub>OL</sub>	I <sub>O</sub> = 15μA	-	-	0.4	V
"L" Output voltage *6	Vol	I <sub>O</sub> = 8mA	-	1	2	V
Input Current *3	I <sub>IH</sub> /I <sub>IL</sub>	$V_I = V_{DD}/0V$	-	_	15/ – 15	//A
Input Current *2 *4	I <sub>IH</sub> /I <sub>IL</sub>	$V_i = V_{DD}/0V$	_	_	1/ – 30	//A
"H" Output Current *1	Гон	V <sub>O</sub> = 2.4V	- 0.1	-	_	mA
"H" Output Current *1	Гон	V <sub>O</sub> = 0.4V	-	-	- 1.2	mA
Input Capacity	Cl	f = 1MHz,	-	5	_	рF
Output Capacity	C <sub>O</sub>	Ta = 25°C	_	7	-	

# DC CHARACTERISTICS (Continued)

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit	
Current Dissipation	I <sub>DDS</sub>	V <sub>DD</sub> = 2V, no load Ta = 25°C	_	0.2	5	μΑ	
(when stop condition)	003	No load	-	1	100	μA	
Current Dissipation	100	Quarts oscillation f = 4.19MHz, no load	-	_	20	mA	

- \*1 Applied to P5, P7 and P8
- \*4 Applied to RESET
- \*2 Applied to P2
- \*5 Applied to OSC<sub>1</sub>
- \*3 Applied to OSC<sub>0</sub>
- \*6 In using LED, total output current should be within the limit of Power dissipatation in "Absolute Maximum Rating."

# **AC CHARACTERISTICS**

 $(V_{DD} = AV_{DD} = 5V \pm 10\%, Ta = -40 \text{ to } +85^{\circ}\text{C})$ 

		, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	00			
Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Clock Pulse Width Clock (OSC)	t <sub>øW</sub>	_	119	-	-	ns
Cycle Time	t <sub>CY</sub>	_	952	-	_	ns
Input Data Setup Time	t <sub>DS</sub>	_	120	-	-	ns
Input Data Hold Time	t <sub>DH</sub>	_	120	-	-	ns
Data Delay Time	t <sub>DR</sub>	C <sub>L</sub> = 15pF	-	-	t <sub>CY</sub> + 300	ns
INT Invalid Time	t <sub>IINH</sub>	_	1/8 t <sub>CY</sub>	-	-	ns

### A/D CONVERSION CHARACTERISTICS

 $(V_{DD} = AV_{DD} = V_{RH} = 5V \pm 10\%$ , GND = AGND = 0V,  $1MHz \le f(osc) \le 4.2MHz$ ,  $Ta = -40 to +85^{\circ}C$ )

		•	` '	•		
Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Resolution	_	-	8	-	_	Bits
Absolute Accuracy	-	_	-	-	± 1.5	LSB
Conversion Speed	tanı	SPEED = "0"	60t cy	_	<del>-</del>	ns
conversion speed	t <sub>CON</sub>	SPEED = "1"	120t cy	_	_	ns
Analog channel Input Voltage	VI	-	AGND	_	VRH	V
Analog channel Input Current	ILI	VI≧AGND VI≦VRH	-	_	± 1	μΑ
VRH Input Current	IREF	-	-	0.5	1.0	mA

(Note: t cy = 952ns (f(osc) = 4.2MHz))

# **TIMING CHARTS**

