

Data Sheet

#### **FEATURES:**

- Organized as 64K x8 / 128K x8 / 256K x8
- 4.5-5.5V Read Operation
- Superior Reliability
  - Endurance: At least 1000 Cycles
  - Greater than 100 years Data Retention
- Low Power Consumption
  - Active Current: 20 mA (typical)Standby Current: 10 µA (typical)
- Fast Read Access Time
  - 70 ns

- Fast Byte-Program Operation
  - Byte-Program Time: 20 μs (typical)
  - Chip Program Time:
    - 1.4 seconds (typical) for SST27SF512 2.8 seconds (typical) for SST27SF010 5.6 seconds (typical) for SST27SF020
- Electrical Erase Using Programmer
  - Does not require UV source
  - Chip-Erase Time: 100 ms (typical)
- TTL I/O Compatibility
- JEDEC Standard Byte-wide EPROM Pinouts
- Packages Available
  - 32-lead PLCC
  - 32-lead TSOP (8mm x 14mm)
  - 32-pin PDIP for SST27SF010/020
- All non-Pb (lead-free) devices are RoHS compliant

### PRODUCT DESCRIPTION

The SST27SF512/010/020 are a 64K x8 / 128K x8 / 256K x8 CMOS, Many-Time Programmable (MTP) low cost flash, manufactured with SST's proprietary, high performance SuperFlash technology. The split-gate cell design and thick oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. These MTP devices can be electrically erased and programmed at least 1000 times using an external programmer with a 12V power supply. They have to be erased prior to programming. These devices conform to JEDEC standard pinouts for byte-wide memories.

Featuring high-performance Byte-Program, the SST27SF512/010/020 provide a Byte-Program time of 20 µs. Designed, manufactured, and tested for a wide spectrum of applications, these devices are offered with an endurance of at least 1000 cycles. Data retention is rated at greater than 100 years.

The SST27SF512/010/020 are suited for applications that require infrequent writes and low power nonvolatile storage. These devices will improve flexibility, efficiency, and performance while matching the low cost in nonvolatile applications that currently use UV-EPROMs, OTPs, and mask ROMs.

To meet surface mount and conventional through hole requirements, the SST27SF512 are offered in 32-lead PLCC, 32-lead TSOP, and 28-pin PDIP packages. The SST27SF010/020 are offered in 32-pin PDIP, 32-lead PLCC, and 32-lead TSOP packages. See Figures 3, 4, and 5 for pin assignments.

## **Device Operation**

The SST27SF512/010/020 are a low cost flash solution that can be used to replace existing UV-EPROM, OTP, and mask ROM sockets. These devices are functionally (read and program) and pin compatible with industry standard EPROM products. In addition to EPROM functionality, these devices also support electrical Erase operation via an external programmer. They do not require a UV source to erase, and therefore the packages do not have a window.

### Read

The Read operation of the SST27SF512/010/020 is controlled by CE# and OE#. Both CE# and OE# have to be low for the system to obtain data from the outputs. Once the address is stable, the address access time is equal to the delay from CE# to output ( $T_{CE}$ ). Data is available at the output after a delay of  $T_{OE}$  from the falling edge of OE#, assuming that CE# pin has been low and the addresses have been stable for at least  $T_{CE}$ - $T_{OE}$ . When the CE# pin is high, the chip is deselected and a typical standby current of 10  $\mu$ A is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high.



**Data Sheet** 

## **Byte-Program Operation**

The SST27SF512/010/020 are programmed by using an external programmer. The programming mode for SST27SF010/020 is activated by asserting 11.4-12V on V<sub>PP</sub> pin, V<sub>DD</sub> = 4.5-5.5V, V<sub>IL</sub> on CE# pin, and V<sub>IH</sub> on OE# pin. The programming mode for SST27SF512 is activated by asserting 11.4-12V on OE#/V<sub>PP</sub> pin, V<sub>DD</sub> = 4.5-5.5V, and V<sub>IL</sub> on CE# pin. These devices are programmed byte-by-byte with the desired data at the desired address using a single pulse (CE# pin low for SST27SF512 and PGM# pin low for SST27SF010/020) of 20  $\mu$ s. Using the MTP programming algorithm, the Byte-Programming process continues byte-by-byte until the entire chip has been programmed.

## **Chip-Erase Operation**

The only way to change a data from a "0" to "1" is by electrical erase that changes every bit in the device to "1". Unlike traditional EPROMs, which use UV light to do the Chip-Erase, the SST27SF512/010/020 uses an electrical Chip-Erase operation. This saves a significant amount of time (about 30 minutes for each Erase operation). The entire chip can be erased in a single pulse of 100 ms (CE# pin low for SST27SF512 and PGM# pin for SST27SF010/ 020). In order to activate the Erase mode for SST27SF010/ 020, the 11.4-12V is applied to  $V_{PP}$  and  $A_9$  pins,  $V_{DD} = 4.5$ -5.5V, V<sub>IL</sub> on CE# pin, and V<sub>IH</sub> on OE# pin. In order to activate Erase mode for SST27SF512, the 11.4-12V is applied to OE#/V<sub>PP</sub> and A<sub>9</sub> pins,  $V_{DD} = 4.5-5.5V$ , and  $V_{IL}$  on CE# pin. All other address and data pins are "don't care". The falling edge of CE# (PGM# for SST27SF010/020) will start the Chip-Erase operation. Once the chip has been erased, all bytes must be verified for FFH. Refer to Figures 13 and 14 for the flowcharts.

#### **Product Identification Mode**

The Product Identification mode identifies the devices as the SST27SF512, SST27SF010 and SST27SF020 and manufacturer as SST. This mode may be accessed by the hardware method. To activate this mode for SST27SF010/020, the programming equipment must force  $V_H$  (11.4-12V) on address  $A_9$  with  $V_{PP}$  pin at  $V_{DD}$  (4.5-5.5V) or  $V_{SS}$ . To activate this mode for SST27SF512, the programming equipment must force  $V_H$  (11.4-12V) on address  $A_9$  with OE#/ $V_{PP}$  pin at  $V_{IL}$ . Two identifier bytes may then be sequenced from the device outputs by toggling address line  $A_0$ . For details, see Tables 3 and 4 for hardware operation.

**TABLE 1: Product Identification** 

	Address	Data
Manufacturer's ID	0000H	BFH
Device ID		
SST27SF512	0001H	A4H
SST27SF010	0001H	A5H
SST27SF020	0001H	A6H

T1.2 1152






FIGURE 1: Functional Block Diagram - SST27SF512




FIGURE 2: Functional Block Diagram - SST27SF010/020




FIGURE 3: Pin Assignments for 32-lead PLCC




FIGURE 4: Pin Assignments for 32-lead TSOP (8mm x 14mm)



**Data Sheet** 




FIGURE 5: Pin Assignments for 28-pin and 32-pin PDIP

**TABLE 2: Pin Description** 

Symbol	Pin Name	Functions
A <sub>MS</sub> <sup>1</sup> -A <sub>0</sub>	Address Inputs	To provide memory addresses
DQ <sub>7</sub> -DQ <sub>0</sub>	Data Input/output	To output data during Read cycles and receive input data during Program cycles The outputs are in tri-state when OE# or CE# is high.
CE#	Chip Enable	To activate the device when CE# is low
OE#	Output Enable	For SST27SF010/020, to gate the data output buffers during Read operation
OE#/V <sub>PP</sub>	Output Enable/V <sub>PP</sub>	For SST27SF512, to gate the data output buffers during Read operation and high voltage pin during Chip-Erase and programming operation
$V_{PP}$	Power Supply for Program or Erase	For SST27SF010/020, high voltage pin during Chip-Erase and programming operation 11.4-12V
$V_{DD}$	Power Supply	To provide 5.0V supply (4.5-5.5V)
$V_{SS}$	Ground	
NC	No Connection	Unconnected pins.

1. A<sub>MS</sub> = Most significant address

 $A_{MS} = A_{15}$  for SST27SF512,  $A_{16}$  for SST27SF010, and  $A_{17}$  for SST27SF020

T2.4 1152



**Data Sheet** 

**TABLE 3: Operation Modes Selection for SST27SF512** 

Mode	CE#	OE#/V <sub>PP</sub>	A <sub>9</sub>	DQ	Address
Read	$V_{IL}$	$V_{IL}$	A <sub>IN</sub>	D <sub>OUT</sub>	A <sub>IN</sub>
Output Disable	$V_{IL}$	$V_{IH}$	X <sup>1</sup>	High Z	X
Program	$V_{IL}$	$V_{PPH}$	A <sub>IN</sub>	D <sub>IN</sub>	A <sub>IN</sub>
Standby	$V_{IH}$	X	X	High Z	X
Chip-Erase	$V_{IL}$	$V_{PPH}$	$V_{H}$	High Z	X
Program/Erase Inhibit	$V_{IH}$	$V_{PPH}$	X	High Z	X
Product Identification	V <sub>IL</sub>	$V_{IL}$	V <sub>H</sub>	Manufacturer's ID (BFH) Device ID (A4H)	$A_{15}$ - $A_{1}$ = $V_{IL}$ , $A_{0}$ = $V_{IL}$ $A_{15}$ - $A_{1}$ = $V_{IL}$ , $A_{0}$ = $V_{IH}$

T3.2 1152

T4.2 1152

1. X can be  $V_{\text{IL}}$  or  $V_{\text{IH},}$  but no other value.

**Note:**  $V_{PPH} = 11.4-12V$ ,  $V_{H} = 11.4-12V$ 

TABLE 4: Operation Modes Selection for SST27SF010/020

Mode	CE#	OE#	PGM#	A <sub>9</sub>	V <sub>PP</sub>	DQ	Address
Read	$V_{IL}$	$V_{IL}$	X <sup>1</sup>	A <sub>IN</sub>	V <sub>DD</sub> or V <sub>SS</sub>	D <sub>OUT</sub>	A <sub>IN</sub>
Output Disable	$V_{IL}$	$V_{IH}$	Х	Х	V <sub>DD</sub> or V <sub>SS</sub>	High Z	A <sub>IN</sub>
Program	$V_{IL}$	$V_{IH}$	$V_{IL}$	A <sub>IN</sub>	V <sub>PPH</sub>	D <sub>IN</sub>	Ain
Standby	$V_{IH}$	Х	Х	Х	V <sub>DD</sub> or V <sub>SS</sub>	High Z	x
Chip-Erase	$V_{IL}$	$V_{IH}$	$V_{IL}$	$V_{H}$	$V_{PPH}$	High Z	X
Program/Erase Inhibit	$V_{IH}$	Х	Х	Х	V <sub>PPH</sub>	High Z	x
Product Identification	V <sub>IL</sub>	V <sub>IL</sub>	Х	V <sub>H</sub>	V <sub>DD</sub> or V <sub>SS</sub>	Manufacturer's ID (BFH) Device ID <sup>2</sup>	A <sub>MS</sub> <sup>3</sup> - A <sub>1</sub> =V <sub>IL</sub> , A <sub>0</sub> =V <sub>IL</sub> A <sub>MS</sub> <sup>3</sup> - A <sub>1</sub> =V <sub>IL</sub> , A <sub>0</sub> =V <sub>IH</sub>

1. X can be V<sub>IL</sub> or V<sub>IH</sub>, but no other value.

**Note:**  $V_{PPH} = 11.4-12V$ ,  $V_{H} = 11.4-12V$ 

©2008 Silicon Storage Technology, Inc. S71152-12-000 6

<sup>2.</sup> Device ID = A5H for SST27SF010 and A6H for SST27SF020

<sup>3.</sup> A<sub>MS</sub> = Most significant address  $A_{MS} = A_{16}$  for SST27SF010 and  $A_{17}$  for SST27SF020





**Absolute Maximum Stress Ratings** (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	55°C to +125°C
Storage Temperature	65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	0.5V to $V_{DD}$ +0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	2.0V to $V_{DD}$ +2.0V
Voltage on $A_9$ and $V_{PP}$ Pin to Ground Potential	0.5V to 14.0V
Package Power Dissipation Capability (T <sub>A</sub> = 25°C)	1.0W
Through Hole Lead Soldering Temperature (10 Seconds)	300°C
Surface Mount Solder Reflow Temperature <sup>1</sup>	260°C for 10 seconds
Output Short Circuit Current <sup>2</sup>	with-Pb solder versions.

Certain with-Pb 32-PLCC package types are capable of 240°C for 10 seconds; please consult the factory for the latest information.

#### **OPERATING RANGE**

Range	Ambient Temp	$V_{DD}$	$V_{PP}$
Commercial	0°C to +70°C	4.5-5.5V	11.4-12V

#### **AC CONDITIONS OF TEST**

Input Rise/Fall Time 10 ns
Output Load
See Figures 11 and 12

TABLE 5: Read Mode DC Operating Characteristics for SST27SF512/010/020  $V_{DD} = 4.5-5.5V$ ,  $V_{PP}=V_{DD}$  or  $V_{SS}$  ( $T_A = 0^{\circ}C$  to  $+70^{\circ}C$  (Commercial))

		Limits			
Symbol	Parameter	Min	Max	Units	Test Conditions
I <sub>DD</sub>	V <sub>DD</sub> Read Current				Address input=V <sub>ILT</sub> /V <sub>IHT</sub> at f=1/T <sub>RC</sub> Min V <sub>DD</sub> =V <sub>DD</sub> Max
			30	mA	CE#=OE#=V <sub>IL</sub> , all I/Os open
I <sub>PPR</sub>	V <sub>PP</sub> Read Current				Address input=V <sub>ILT</sub> /V <sub>IHT</sub> at f=1/T <sub>RC</sub> Min V <sub>DD</sub> =V <sub>DD</sub> Max, V <sub>PP</sub> =V <sub>DD</sub>
			100	μΑ	CE#=OE#=V <sub>IL</sub> , all I/Os open
I <sub>SB1</sub>	Standby V <sub>DD</sub> Current (TTL input)		3	mA	CE#=V <sub>IH</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max
I <sub>SB2</sub>	Standby V <sub>DD</sub> Current (CMOS input)		100	μΑ	CE#=V <sub>DD</sub> -0.3 V <sub>DD</sub> =V <sub>DD</sub> Max
I <sub>LI</sub>	Input Leakage Current		1	μΑ	V <sub>IN</sub> =GND to V <sub>DD</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max
I <sub>LO</sub>	Output Leakage Current		10	μΑ	V <sub>OUT</sub> =GND to V <sub>DD</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max
V <sub>IL</sub>	Input Low Voltage		0.8	V	V <sub>DD</sub> =V <sub>DD</sub> Min
$V_{IH}$	Input High Voltage	2.0	V <sub>DD</sub> +0.5	V	V <sub>DD</sub> =V <sub>DD</sub> Max
V <sub>OL</sub>	Output Low Voltage		0.2	V	I <sub>OL</sub> =2.1 mA, V <sub>DD</sub> =V <sub>DD</sub> Min
V <sub>OH</sub>	Output High Voltage	2.4		V	I <sub>OH</sub> =-400 μA, V <sub>DD</sub> =V <sub>DD</sub> Min
I <sub>H</sub>	Supervoltage Current for A <sub>9</sub>		200	μΑ	CE#=OE#=V <sub>IL</sub> , A <sub>9</sub> =V <sub>H</sub> Max

T5.6 1152

<sup>2.</sup> Outputs shorted for no more than one second. No more than one output shorted at a time.



**Data Sheet** 

TABLE 6: Program/Erase DC Operating Characteristics for SST27SF512 V<sub>DD</sub>=4.5-5.5V, V<sub>PP</sub>=V<sub>PPH</sub> (T<sub>A</sub>=25°C±5°C)

		Limits		S	
Symbol	Parameter	Min	Max	Units	Test Conditions
$I_{DD}$	V <sub>DD</sub> Erase or Program Current		30	mA	CE#=V <sub>IL,</sub> OE#/V <sub>PP</sub> =11.4-12V, V <sub>DD</sub> =V <sub>DD</sub> Max
I <sub>PP</sub>	V <sub>PP</sub> Erase or Program Current		3	mA	CE#=V <sub>IL</sub> , OE#/V <sub>PP</sub> =11.4-12V, V <sub>DD</sub> =V <sub>DD</sub> Max
ILI	Input Leakage Current		1	μΑ	V <sub>IN</sub> =GND to V <sub>DD</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max
$I_{LO}$	Output Leakage Current		10	μΑ	$V_{OUT}$ =GND to $V_{DD}$ , $V_{DD}$ = $V_{DD}$ Max
$V_{H}$	Supervoltage for A <sub>9</sub>	11.4	12	٧	CE#=OE#/V <sub>PP</sub> =V <sub>IL</sub> ,
I <sub>H</sub>	Supervoltage Current for A <sub>9</sub>		200	μΑ	CE#=OE#/V <sub>PP</sub> =V <sub>IL</sub> , A <sub>9</sub> =V <sub>H</sub> Max
$V_{PPH}$	High Voltage for OE#/V <sub>PP</sub> Pin	11.4	12	V	

T6.5 1152

TABLE 7: Program/Erase DC Operating Characteristics for SST27SF010/020 VDD=4.5-5.5V, VPP=VPPH (TA=25°C±5°C)

		Limits		S	
Symbol	Parameter	Min	Max	Units	Test Conditions
I <sub>DD</sub>	V <sub>DD</sub> Erase or Program Current		30	mA	CE#=PGM#=V <sub>IL</sub> , OE#=V <sub>IH</sub> , V <sub>PP</sub> =11.4-12V, V <sub>DD</sub> =V <sub>DD</sub> Max
Ірр	V <sub>PP</sub> Erase or Program Current		3	mA	CE#=PGM#= $V_{IL}$ , OE#= $V_{IH}$ , $V_{PP}$ =11.4-12 $V$ , $V_{DD}$ = $V_{DD}$ Max
I <sub>LI</sub>	Input Leakage Current		1	μΑ	$V_{IN}$ =GND to $V_{DD}$ , $V_{DD}$ = $V_{DD}$ Max
I <sub>LO</sub>	Output Leakage Current		10	μΑ	V <sub>OUT</sub> =GND to V <sub>DD</sub> , V <sub>DD</sub> =V <sub>DD</sub> Max
V <sub>H</sub>	Supervoltage for A <sub>9</sub>	11.4	12	V	CE#=OE#=V <sub>IL</sub> ,
I <sub>H</sub>	Supervoltage Current for A <sub>9</sub>		200	μΑ	CE#=OE#=V <sub>IL,</sub> A <sub>9</sub> =V <sub>H</sub> Max
$V_{PPH}$	High Voltage for V <sub>PP</sub> Pin	11.4	12	V	

T7.5 1152

### **TABLE 8: Recommended System Power-up Timings**

Symbol	Parameter	Minimum	Units
T <sub>PU-READ</sub> 1	Power-up to Read Operation	100	μs
T <sub>PU-WRITE</sub> <sup>1</sup>	Power-up to Write Operation	100	μs

T8.1 1152

## TABLE 9: Capacitance (T<sub>A</sub> = 25°C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
C <sub>I/O</sub> <sup>1</sup>	I/O Pin Capacitance	$V_{I/O} = 0V$	12 pF
C <sub>IN</sub> <sup>1</sup>	Input Capacitance	$V_{IN} = 0V$	6 pF

T9.0 1152

### **TABLE 10: Reliability Characteristics**

Symbol	Symbol Parameter		Units	Test Method	
N <sub>END</sub> <sup>1</sup>	Endurance	1000	Cycles	JEDEC Standard A117	
T <sub>DR</sub> <sup>1</sup>	Data Retention	100	Years	JEDEC Standard A103	

T10.3 1152

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



**Data Sheet** 

## **AC CHARACTERISTICS**

TABLE 11: Read Cycle Timing Parameters  $V_{DD} = 4.5-5.5V$  ( $T_A = 0^{\circ}C$  to  $+70^{\circ}C$  (Commercial))

Symbol	Parameter	Min	Max	Units
T <sub>RC</sub>	Read Cycle Time	70		ns
$T_CE$	Chip Enable Access Time		70	ns
$T_{AA}$	Address Access Time		70	ns
$T_{OE}$	Output Enable Access Time		35	ns
$T_{CLZ}^1$	CE# Low to Active Output	0		ns
T <sub>OLZ</sub> <sup>1</sup>	OE# Low to Active Output	0		ns
T <sub>CHZ</sub> <sup>1</sup>	CE# High to High-Z Output		25	ns
T <sub>OHZ</sub> 1	OE# High to High-Z Output		25	ns
T <sub>OH</sub> <sup>1</sup>	Output Hold from Address Change	0		ns

T11.3 1152

TABLE 12: Program/Erase Cycle Timing Parameters for SST27SF512

Symbol	Parameter	Min	Max	Units
T <sub>AS</sub>	Address Setup Time	1		μs
T <sub>AH</sub>	Address Hold Time	1		μs
T <sub>PRT</sub>	OE#/V <sub>PP</sub> Pulse Rise Time	50		ns
T <sub>VPS</sub>	OE#/V <sub>PP</sub> Setup Time	1		μs
$T_{VPH}$	OE#/V <sub>PP</sub> Hold Time	1		μs
$T_PW$	CE# Program Pulse Width	20	30	μs
T <sub>EW</sub>	CE# Erase Pulse Width	100	500	ms
T <sub>DS</sub>	Data Setup Time	1		μs
T <sub>DH</sub>	Data Hold Time	1		μs
$T_{VR}$	OE#/V <sub>PP</sub> and A <sub>9</sub> Recovery Time	1		μs
T <sub>ART</sub>	A <sub>9</sub> Rise Time to 12V during Erase	50		ns
T <sub>A9S</sub>	A <sub>9</sub> Setup Time during Erase	1		μs
T <sub>A9H</sub>	A <sub>9</sub> Hold Time during Erase	1		μs

T12.0 1152

<sup>1.</sup> This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



**Data Sheet** 

TABLE 13: Program/Erase Cycle Timing Parameters for SST27SF010/020

Symbol	Parameter	Min	Max	Units
T <sub>CES</sub>	CE# Setup Time	1		μs
$T_{CEH}$	CE# Hold Time	1		μs
T <sub>AS</sub>	Address Setup Time	1		μs
T <sub>AH</sub>	Address Hold Time	1		μs
$T_{PRT}$	V <sub>PP</sub> Pulse Rise Time	50		ns
$T_{VPS}$	V <sub>PP</sub> Setup Time	1		μs
$T_{VPH}$	V <sub>PP</sub> Hold Time	1		μs
$T_{PW}$	PGM# Program Pulse Width	20	30	μs
T <sub>EW</sub>	PGM# Erase Pulse Width	100	500	ms
$T_{DS}$	Data Setup Time	1		μs
$T_{DH}$	Data Hold Time	1		μs
$T_{VR}$	A <sub>9</sub> Recovery Time for Erase	1		μs
T <sub>ART</sub>	A <sub>9</sub> Rise Time to 12V during Erase	50		ns
T <sub>A9S</sub>	A <sub>9</sub> Setup Time during Erase	1		μs
$T_{A9H}$	A <sub>9</sub> Hold Time during Erase	1		μs

T13.0 1152






FIGURE 6: Read Cycle Timing Diagram for SST27SF512/010/020




FIGURE 7: Chip-Erase Timing Diagram for SST27SF512




FIGURE 8: Chip-Erase Timing Diagram for SST27SF010/020




FIGURE 9: Byte-Program Timing Diagram for SST27SF512







FIGURE 10: Byte-Program Timing Diagram for SST27SF010/020

**Data Sheet** 



AC test inputs are driven at  $V_{IHT}$  (2.4 V) for a logic "1" and  $V_{ILT}$  (0.4 V) for a logic "0". Measurement reference points for inputs and outputs are  $V_{HT}$  (2.0 V) and  $V_{LT}$  (0.8 V). Input rise and fall times (10%  $\leftrightarrow$  90%) are <10 ns.

FIGURE 11: AC Input/Output Reference Waveforms




FIGURE 12: A Test Load Example






FIGURE 13: Chip-Erase Algorithm for SST27SF512




FIGURE 14: Chip-Erase Algorithm for SST27SF010/020






FIGURE 15: Byte-Program Algorithm for SST27SF512







FIGURE 16: Byte-Program Algorithm for SST27SF010/020



### PRODUCT ORDERING INFORMATION



Environmental suffix "E" denotes non-Pb solder. SST non-Pb solder devices are "RoHS Compliant".

#### Valid combinations for SST27SF512

SST27SF512-70-3C-NHE SST27SF512-70-3C-WHE

#### Valid combinations for SST27SF010

SST27SF010-70-3C-NHE SST27SF010-70-3C-WHE SST27SF010-70-3C-PHE

### Valid combinations for SST27SF020

**Note:** Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.

**Data Sheet** 

### **PACKAGING DIAGRAMS**




FIGURE 17: 32-lead Plastic Lead Chip Carrier (PLCC)
SST Package Code: NH






FIGURE 18: 32-lead Thin Small Outline Package (TSOP) 8mm x 14mm SST Package Code: WH




FIGURE 19: 32-pin Plastic Dual In-line Pins (PDIP)
SST Package Code: PH



**Data Sheet** 

## **TABLE 14: Revision History**

Number		Description	Date
02	•	2002 Data Book	Feb 2002
03	•	Document Control Release (SST Internal): No technical changes	Apr 2002
04	•	Corrected $I_H$ Supervoltage Current for $A_9$ from 100 $\mu A$ to 200 $\mu A$ in Tables 5, 6, and 7	Jul 2002
05	•	Corrected the Test Conditions for I <sub>DD</sub> and I <sub>PPR</sub> in Table 5 on page 7	Sep 2003
06	•	Corrected the Max value for I <sub>PP</sub> from 1 mA to 3 mA (See Tables 6 and 7)	Nov 2003
	•	Added MPNs for non-PB packages (See page 19)	
07	•	2004 Data Book	Nov 2003
	•	Corrected caption for Figure 7 from "Read Cycle" to "Chip-Erase"	
08	•	Removed 256 Kbit parts - refer to EOL Product Data Sheet S71152(02)	Apr 2004
09	•	Removed all 90 ns parts - refer to EOL Product Data Sheet S71152(03)	Mar 2005
	•	Added RoHS compliance information on page 1 and in the "Product Ordering Information" on page 19	
	•	Added the solder reflow temperature to the "Absolute Maximum Stress Ratings" on page 7.	
10	•	Removed obsolete Latch-up parameter from Table 10 on page 8	May 2005
11	•	Corrected V <sub>PP</sub> voltage from 11.4-12.6V to 11.4-12V	Sep 2005
12	•	Removed leaded parts. See S71152(04)	Sep 2008
	•	End-of-Life PG package and PG valid combination. See S71152(04)	

Silicon Storage Technology, Inc. • 1171 Sonora Court • Sunnyvale, CA 94086 • Telephone 408-735-9110 • Fax 408-735-9036 www.SuperFlash.com or www.sst.com