

1.6

	clock rate	A	B	C	D
P ₁	2.5	1	2	3	3
P ₂	3	2	2	2	2

(a) 10^6 Instruction divided

$$\Rightarrow A: 0.1 \times 10^6 = 10^5$$

$$B: 0.2 \times 10^6 = 2 \times 10^5$$

$$C: 0.5 \times 10^6 = 5 \times 10^5$$

$$D: 0.2 \times 10^6 = 2 \times 10^5$$

$$Time = \frac{\text{Instruction} \times CPI}{\text{Clock rate}}$$

$$P_1: \frac{(10^5 + 2 \cdot 2 \cdot 10^5 + 3 \cdot 5 \cdot 10^5 + 3 \cdot 2 \cdot 10^5)}{2.5 \times 10^9}$$

$$= 10.4 \times 10^{-4} \text{ s}$$

$$P_2: \frac{(10^5 \times 2 + 2 \times 10^5 \times 2 + 5 \times 10^5 \times 2 + 2 \times 10^5 \times 2)}{3 \times 10^9}$$

$$= 6.66 \times 10^{-4} \text{ s}$$

$\therefore P_2$ is faster than P_1

b)

$$CPI = \frac{\text{time} \times \text{clock rate}}{\text{instruction ms}}$$

$$CPI \text{ of } P1 = \frac{10.4 \times 10^{-4} \times 2.5 \times 10^9}{10^6}$$

$$= \frac{10.4 \times 2.5}{10} = 2.6$$

$$CPI \text{ of } P2 = \frac{6.66 \times 10^{-4} \times 3 \times 10^9}{10^6}$$

$$= \frac{6.66 \times 3}{10} = 1.998$$

c)

clock cycles of P1

$$= 10^5 + 2 \cdot 2 \cdot 10^5 + 3 \cdot 5 \cdot 10^5 + 3 \cdot 2 \cdot 10^5$$

$$= 26 \cdot 10^5$$

clock cycles of P2

$$= 2 \cdot 10^5 + 2 \cdot 2 \cdot 10^5 + 2 \cdot 5 \cdot 10^5 + 2 \cdot 2 \cdot 10^5$$

$$= 20 \cdot 10^5$$

1.8.1

$$P_{\text{power}} = \frac{1}{2} \cdot (\text{capacitive load} \times \text{Voltage}^2 \times \text{frequency switched})$$

$$C = \frac{2 \cdot P}{V^2 \cdot F}$$

(pentium 4)

$$C = \frac{2 \cdot 90}{(1.25)^2 \cdot 3.6 \times 10^9} = 3.2 \times 10^{-8}$$

(Core is Ivy Bridge)

$$C \approx \frac{2 \cdot 40}{(0.9)^2 \cdot 3.4 \times 10^9} \approx 2.9 \times 10^{-8}$$

1.8.2

(pentium 4)

$$\frac{10}{100} \times 100 (\%) = 10\%$$

(Core is Ivy Bridge)

$$\frac{30}{70} \times 100 (\%) \approx 42.86\%$$

1.8.3

(pentium 4)

$$I_0 = 1.25 \times I \quad (I = \text{leakage current})$$

$$\therefore I = 8$$

$$(DP_{\text{new}} + SP_{\text{new}}) / (DP_{\text{old}} + SP_{\text{old}}) = 0.9$$

$$\Leftrightarrow \frac{DP_{\text{new}} + SP_{\text{new}}}{100} = 0.9, \quad DP_{\text{new}} + SP_{\text{new}} = 90$$

$$DP_{\text{new}} = \frac{1}{2} C V_{\text{new}}^2 F = \frac{1}{2} \times 3.2 \times 10^{-8} \times 3.6 \times 10^9 \times V_{\text{new}}^2$$

$$= 57.6 \times V_{\text{new}}^2$$

$$SP_{\text{new}} = V_{\text{new}} \times 8$$

$$\therefore 57.6 V_{\text{new}}^2 + 8 V_{\text{new}} = 90$$

$$\therefore V_{\text{new}} \approx 1.18 \text{ V}$$

(Core I5 IUY Bridge)

$$30 = 0.9 I, \quad I = \frac{100}{3}$$

$$DP_{\text{new}} + SP_{\text{new}} = 63$$

$$\begin{aligned} DP_{\text{new}} &= \frac{1}{2} \times 2.9 \times 10^{-8} \times V_{\text{new}}^2 \times 3.4 \times 10^9 \\ &= 49.3 V_{\text{new}}^2 \end{aligned}$$

$$SP_{\text{new}} = V_{\text{new}} \times \frac{100}{3}$$

$$\therefore 49.3 V_{\text{new}}^2 + \frac{100}{3} V_{\text{new}} = 63$$

$$\therefore V_{\text{new}} \approx 0.84 \text{ V}$$

1.11.1

$$CPI = \text{clock rate} \times \text{CPU time} / IC \quad \left(\begin{array}{l} IC = \text{instruction} \\ \text{counts} \end{array} \right)$$

$$\text{clock rate} = 1 / \text{clock cycle time} = 3634 \text{ ns}$$

$$\therefore CPI = 3 \cdot 10^9 \times 1750 / 2.389 \times 10^{12} \\ \approx 0.94$$

1.11.2

$$\text{SPEC ratio} = \frac{\text{reference time}}{\text{execution time}} \\ = \frac{9650}{750} \approx 12.87$$

1.11.4

$$\text{CPU time} = \frac{IC \cdot CPI}{\text{clock rate}}$$

$$IC \uparrow 10\%, \quad CPI \uparrow 5\%$$

$$\text{CPU time}_{\text{new}} = (1.1 \times 1.05) \frac{IC \cdot CPI}{\text{clock rate}} \\ = \frac{IC \cdot CPI}{\text{clock rate}} \times 1.155, \therefore 15.5\% \text{ 증가}$$

1.11.6

clock rate $\rightarrow 4\text{GHz}$

num of Instructions $\rightarrow 15\%$ 감소

Execution time $\rightarrow 100\text{s}$

Spec ratio_{new} $\rightarrow 13.7$

$$CPI_{\text{new}} = 100 \times 4 \times 10^9 / 2.389 \times 10^{12} \times 0.85$$

$$\approx 1.38$$

1.12.1

	clock rate	CPI	exection
P1	4GHz	0.9	5×10^9
P2	3GHz	0.15	1×10^9

$$\text{CPU time} = \frac{\text{IC} \cdot \text{CPI}}{\text{clock rate}}$$

$$\text{time (P1)} = \frac{5 \times 10^9 \times 0.9}{4 \times 10^9} = 1.125 \text{ s}$$

$$\text{time (P2)} = \frac{10^9 \times 0.15}{3 \times 10^9} = 0.25 \text{ s}$$

clock rate : $P1 > P2$

performance : $P1 < P2$

\therefore It is false.

1.12.2

$$\text{time}(p1) = \frac{10^9 \times 0.9}{4 \times 10^9} = 0.2255$$

$$\text{time}(p2) = 0.225 = \frac{n \times 0.15}{3 \times 10^9}$$

$$n = 9 \times 10^8$$

\therefore 같은 시간이 p2는 9×10^8 만큼의 instructions 실행 가능.

1.12.3

$$\text{MIPS} = \frac{\text{Clock rate}}{\text{CPI} \times 10^6}$$

$$\text{mips}(p1) = \frac{4 \times 10^9}{0.9 \times 10^6} \approx 4.44 \times 10^3$$

$$\text{mips}(p2) = \frac{3 \times 10^9}{0.15 \times 10^6} = 4 \times 10^3$$

mips: $p1 > p2$

performance: $p1 < p2$

(1.21.1)

\therefore it is false.

1.12.4

$$\text{MFLOPs} = \frac{\text{No. FP operations}}{\text{execution time} \times 10^6}$$

$$\text{MFLOPs}(p1) = \frac{0.4 \times 5 \times 10^9}{1.125 \times 10^6} \approx 1.78 \times 10^3$$

$$\text{MFLOPs}(p2) = \frac{0.4 \times 10^9}{0.25 \times 10^6} = 1.6 \times 10^3$$

MFLOPs : $p1 > p2$

performance : $p1 < p2$

1.13.1

running a program : 250s

FP instructions : 10s

L/s " : 85s

branch " : 40s

int " : 55s

$$\text{time(FP)} = 115 \times 0.8 = 92s$$

$$\text{time(new)} = 92 + 85 + 40 + 55 = 272s$$

$$14/250 \times 100(\%) = 5.6\%$$

\therefore total time reduced 5.6%

1.13.2

$$\text{time(total)} = 250 \times 0.8 = 200s$$

$$\text{time(FP)} + \text{time(L/s)} + \text{time(branch)}$$

$$= 110 + 85 + 40 = 235$$

$$\frac{55-5}{55} \times 100 \approx 90.9$$

, int operation
 $\therefore \Rightarrow 90.9\%$
reduced

1.3.3

$$\text{time}(\text{total}) = 250 \cdot 0.8 = 200 \text{ s}$$

$$\text{time}(\text{Fp}) + \text{time}(\text{Lis}) + \text{time}(\text{int})$$

$$= 10 + 85 + 55 = 210 \text{ s} > 200 \text{ s}$$

∴ It can't reduce total time to 80% by reducing only the time for branch instructions.

2.4

array A and B.

addi \$t2, \$t0, 4 \Rightarrow index 증가

lw \$t0, 0(\$t2) \Rightarrow \$t0에 \$t2

add \$t0, \$t0, \$s0

\Rightarrow \$t0 = A[f] + A[f+1]

sw \$t0, 0(\$t1) \Rightarrow B[g] = \$t0

in C code

B[g] = A[f] + A[f+1];

2.15

sw \$t1, 32(\$t2)

\Rightarrow I-format,

1010/1101/0100/1001/0000/0000/0001/00
A D L 9 0000
0000

\Rightarrow 0xAD490020

2.24

0×20000000

$= 0010 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000$
 $0000 \ 0000$

0×40000000

$= 0100 \ 0000 \ 0000 \ 0000 \ 0000 \ 0000$
 $0000 \ 0000$

jump는 PC에서 26bit의 LSB만 변경
가능하므로 0×20000000 에서 0×40000000
으로 j^2 사용처의 변경할 수 없다.

branch는 offset으로 16bits를 가질 수 있는데
 0×20000000 은 16bits로 표현이 되지 않는다.

$\therefore j^2$ beq 등 $0 \times 4000 \ 0000$ 으로
PC를 옮기게 불가능하다.

2.25.1


loop는 label로 레지스터가 아닌 constant로 볼 수 있다.

∴ I-format이 적절하다.

2.25.2

$\text{if}(R[rs] > 0) R[rs] = R[rs] - 1$

$PC = PC + 4 + \text{Branch Addr.}$



`addi $t2, $t2, -1`

`beq $t2, $0, loop`