
Computer Architecture

Chapter 4B. A Pipelined Processor

Hyuk-Jun Lee, PhD

Dept. of Computer Science and Engineering
Sogang University
Seoul, Korea



Email: hyukjunl@sogang.ac.kr



Sogang University

Pipelining Analogy

- Pipelined laundry: overlapping execution
 - Parallelism improves performance



Four loads:

- Speedup

$$= 8 / 3.5 = 2.3$$

Non-stop: 새로운 작업은 시작되는 시간은

- Speedup 시작되는 시간은

$$= 2n / 0.5n + 1.5 \approx 4$$

$$= \text{number of stages}$$



MIPS Pipeline

- Five stages, one step per stage
 1. IF: Instruction fetch from memory
 2. ID: Instruction decode & register read 해석
 3. EX: Execute operation or calculate address
 4. MEM: Access memory operand
 5. WB: Write result back to register

Instruction마다 거치는 단계가 다름

예) load : 5단계 모두

ALU : 4단계만 안하지



Pipeline Performance


- Assume time for stages is
 - 100ps for register read or write
 - 200ps for other stages
- Compare pipelined datapath with single-cycle datapath

instruction over 4 stages

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
sw	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps



Single-cycle ($T_c = 800\text{ps}$)



Pipeline Speedup

- If all stages are balanced
 - i.e., all take the same time
 - Time between instructions_{pipelined}
= $\frac{\text{Time between instructions}_{\text{nonpipelined}}}{\text{Number of stages}}$

T_c = clock cycle time
- If not balanced, speedup is less
- Speedup due to increased throughput
 - Latency (time for each instruction) does not decrease

하나씩 실행이 끝나는걸 기다림



Pipelining and ISA Design

- MIPS ISA designed for pipelining
 - All instructions are 32-bits
 - Easier to fetch and decode in one cycle
 - c.f. x86: 1- to 17-byte instructions *horrible*
 - Few and regular instruction formats
 - Can decode and read registers in one step
 - Load/store addressing
 - Can calculate address in 3rd stage, access memory in 4th stage
 - Alignment of memory operands
 - Memory access takes only one cycle



Hazards

- Situations that prevent starting the next instruction in the next cycle *or 시야를 가다 새 instruction을 실행 못함으로.*
- Structure hazards
 - A required resource is busy
- Data hazard (*data dependency에 의해 발생*)
 - Need to wait for previous instruction to complete its data read/write
- Control hazard (*control dependency에 의해 발생*)
 - Deciding on control action depends on previous instruction



Structure Hazards


- Conflict for use of a resource
- In MIPS pipeline with a single memory
 - Load/store requires data access
 - Instruction fetch would have to *stall* for that cycle
 - Would cause a pipeline “bubble”
- Hence, pipelined datapaths require separate instruction/data memories
 - Or separate instruction/data caches



Data Hazards


- An instruction depends on completion of data access by a previous instruction

– add **\$s0**, \$t0, \$t1
sub \$t2, **\$s0**, \$t3




Forwarding (aka Bypassing)

- Use result when it is computed
 - Don't wait for it to be stored in a register
 - Requires extra connections in the datapath



Load-Use Data Hazard


- Can't always avoid stalls by forwarding
 - If value not computed when needed
 - Can't forward backward in time!



Code Scheduling to Avoid Stalls

- Reorder code to avoid use of load result in the next instruction
- C code for $A = B + E$; $C = B + F$;

이때문에 ALU는
공란을 필요로 하는 경우가
생긴다



BGA \$1, \$2, OFFSET
⇒ $\$1 - \2
2) $PC + 4 * \text{offset}$


Control Hazards

- Branch determines flow of control
 - Fetching next instruction depends on branch outcome
 - Pipeline can't always fetch correct instruction
 - Still working on ID stage of branch
- In MIPS pipeline
 - Need to compare registers and compute target early in the pipeline
 - Add hardware to do it in ID stage



Stall on Branch

- Wait until branch outcome determined before fetching next instruction



Branch Prediction

예측, 예언

개결정


- Longer pipelines can't readily determine branch outcome early
 - Stall penalty becomes unacceptable
- Predict outcome of branch
 - Only stall if prediction is wrong
- In MIPS pipeline
 - Can predict branches not taken
 - Fetch instruction after branch, with no delay

그냥 P나 N라고 생각하면
특정전 처리를 해서


→ 1 cycle 페널티 받고
올바른 방향으로



MIPS with Predict Not Taken



$$CPI = (1 + 0.2(20\% \text{ branch})) * 0.5(50\% \text{ of branch taken}) * 1 = 1.1(6\% \text{ error})$$



Pipeline Summary

The BIG Picture

- Pipelining improves performance by increasing instruction throughput
 - Executes multiple instructions in parallel
 - Each instruction has the same latency
- Subject to hazards
 - Structure, data, control
- Instruction set design affects complexity of pipeline implementation



MIPS Pipelined Datapath


IF: Instruction fetch

ID: Instruction decode/
register file read

EX: Execute/
address calculation

MEM: Memory access

WB: Write back




Right-to-left
flow leads to
hazards



Pipeline registers

- Need registers between stages
 - To hold information produced in previous cycle




Pipeline Operation


- Cycle-by-cycle flow of instructions through the pipelined datapath
 - “Single-clock-cycle” pipeline diagram
 - Shows pipeline usage in a single cycle
 - Highlight resources used
 - c.f. “multi-clock-cycle” diagram
 - Graph of operation over time
- We’ll look at “single-clock-cycle” diagrams for load & store



IF for Load, Store, ...




ID for Load, Store, ...




EX for Load


2x)
Lw \$1, 100(\$2)



MEM for Load




WB for Load




lw \$1, 100(\$2)

Corrected Datapath for Load




EX for Store


SW \$t1, 100(\$t2)



MEM for Store




WB for Store




Multi-Cycle Pipeline Diagram

- Form showing resource usage



Multi-Cycle Pipeline Diagram

- Traditional form




Single-Cycle Pipeline Diagram

- State of pipeline in a given cycle


정장 cycle마다
무한히 반복

add \$14, \$5, \$6	lw \$13, 24 (\$1)	add \$12, \$3, \$4	sub \$11, \$2, \$3	lw \$10, 20(\$1)
Instruction fetch	Instruction decode	Execution	Memory	Write-back



Pipelined Control

- Control signals derived from instruction
 - As in single-cycle implementation



여기 branch
 - 여기기 것

Pipelined Control

