
## Computer Architecture

#### Chapter 4B. A Pipelined Processor

Hyuk-Jun Lee, PhD


Dept. of Computer Science and Engineering Sogang University Seoul, Korea

Email: hyukjunl@sogang.ac.kr




## Pipelining Analogy

- Pipelined laundry: overlapping execution
  - Parallelism improves performance



- Four loads:
  - Speedup= 8/3.5 = 2.3
- Non-stop: ⋈૩センゼゼラ
  - Speedup 
    ✓ Speedup
    - $= 2n/0.5n + 1.5 \approx 4$
    - = number of stages




## MIPS Pipeline

- Five stages, one step per stage
  - 1. IF: Instruction fetch from memory
  - 2. ID: Instruction decode & register read
  - 3. EX: Execute operation or calculate address
  - 4. MEM: Access memory operand
  - 5. WB: Write result back to register

```
Instruction ary Half 25mm 93

en lond; 54m 35

ALU: 442 0/3121
```




## Pipeline Performance


- Assume time for stages is
  - 100ps for register read or write
  - 200ps for other stages
- Compare pipelined datapath with single-cycle datapath

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
SW	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps



#### Pipeline Performance






## Pipeline Speedup

- If all stages are balanced
  - i.e., all take the same time


  - Time between instructions pipelined
     = Time between instructions nonpipelined Number of stages
- If not balanced, speedup is less
- Speedup due to increased throughput
  - Latency (time for each instruction) does not The 1290 30554 ay decrease



Ic - dark cycle thre


## Pipelining and ISA Design

- MIPS ISA designed for pipelining
  - All instructions are 32-bits
    - Easier to fetch and decode in one cycle
    - c.f. x86: 1- to 17-byte instructions boulde
  - Few and regular instruction formats
    - Can decode and read registers in one step
  - Load/store addressing
    - Can calculate address in 3<sup>rd</sup> stage, access memory in 4<sup>th</sup> stage
  - Alignment of memory operands
    - Memory access takes only one cycle




#### Hazards

- Situations that prevent starting the next instruction in the next cycle of white instructions in the next cycle of instructions.
  - Structure hazards
    - A required resource is busy
- · Data hazard (data dependency oil e/3M byry)
  - Need to wait for previous instruction to complete its data read/write
- · Control hazard (control dependency on Elem way)
  - Deciding on control action depends on previous instruction



#### Structure Hazards


- Conflict for use of a resource
- In MIPS pipeline with a single memory
  - Load/store requires data access
  - Instruction fetch would have to stall for that cycle
    - Would cause a pipeline "bubble"
- Hence, pipelined datapaths require separate instruction/data memories
  - Or separate instruction/data caches



#### Data Hazards


 An instruction depends on completion of data access by a previous instruction


```
- add $s0, $t0, $t1
sub $t2, $s0, $t3
```



# Forwarding (aka Bypassing)


- Use result when it is computed
  - Don't wait for it to be stored in a register
  - Requires extra connections in the datapath





#### Load-Use Data Hazard


- Can't always avoid stalls by forwarding
  - If value not computed when needed
  - Can't forward backward in time!



#### Code Scheduling to Avoid Stalls

- Reorder code to avoid use of load result in the next instruction
- C code for A = B + E; C = B + F;

```
$t1, 0($t0)
                                    $t1, 0($t0)
            ($t2) 4($t0)
                                    $t2), 4($t0)
       add $t3, $t1, ($t2
                                    ($t4) 8($t0)
stall
                                add $t3, $t1, ($t2
             $t3, 12($t0)
            ($t4) 8($t0)
                                    $t3, 12($t0)
                                add $t5, $t1, ($t4
     A add $t5, $t1, $t4
stall
      sw $t5, 16($t0)
                                SW
                                    $t5, 16($t0)
              13 cycles 21+4+2
                                              2144
                                     11 cycles
```




BER \$1, \$2, OFFSET

3) \$1 - \$2


2) PCHAHU\* offset Control Hazards

- Branch determines flow of control
  - Fetching next instruction depends on branch outcome
  - Pipeline can't always fetch correct instruction
    - Still working on ID stage of branch
- In MIPS pipeline
  - Need to compare registers and compute target early in the pipeline
  - Add hardware to do it in ID stage



#### Stall on Branch


 Wait until branch outcome determined before fetching next instruction




## Branch Prediction


- Longer pipelines can't readily determine branch outcome early
  - Stall penalty becomes unacceptable
- Predict outcome of branch
  - Only stall if prediction is wrong
- In MIPS pipeline


  - Fetch instruction after branch, with no delay





#### MIPS with Predict Not Taken







## Pipeline Summary

#### **The BIG Picture**

- Pipelining improves performance by increasing instruction throughput
  - Executes multiple instructions in parallel
  - Each instruction has the same latency
- Subject to hazards
  - Structure, data, control
- Instruction set design affects complexity of pipeline implementation




## MIPS Pipelined Datapath




## Pipeline registers

- Need registers between stages
  - To hold information produced in previous cycle




## Pipeline Operation

- Cycle-by-cycle flow of instructions through the pipelined datapath
  - "Single-clock-cycle" pipeline diagram
    - Shows pipeline usage in a single cycle
    - Highlight resources used
  - c.f. "multi-clock-cycle" diagram
    - Graph of operation over time
- We'll look at "single-clock-cycle" diagrams for load & store





#### IF for Load, Store, ...

lw
Instruction fetch



#### ID for Load, Store, ...







#### **EX** for Load

0x) Lv 4,100(\$2)






#### MEM for Load




#### WB for Load



LN \$1, 60(A2)


## Corrected Datapath for Load




Sw \$1,1006\$2)

#### EX for Store






#### MEM for Store





#### WB for Store




## Multi-Cycle Pipeline Diagram

• Form showing resource usage








## Multi-Cycle Pipeline Diagram


#### Traditional form




## Single-Cycle Pipeline Diagram


State of pipeline in a given cycle

| State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State of pipeline in a given cycle | State




add \$14, \$5, \$6	lw \$13, 24 (\$1)	add \$12, \$3, \$4	sub \$11, \$2, \$3	lw \$10, 20(\$1)
Instruction fetch	Instruction decode	Execution	Memory	Write-back






## Pipelined Control (Simplified)



## Pipelined Control

- Control signals derived from instruction
  - As in single-cycle implementation



Pipelined Control

