

S.3.1

Cache block size = $2^{\text{offset bits}} = 2^5$ bytes

in words, 2^5 bytes = 8 words

S.3.2

entries = $2^{\text{index bits}} = 2^5 = 32$

S.3.3

total bits = $2^{\text{index}} \times (\text{block size} + \text{tag size} + \text{valid field size})$

$$= 2^5 \times (256 + 22 + 1)$$

$$= 32 \text{ blocks} \times 279 \text{ bits}$$

data storage size = $2^{\text{index}} \times \text{block size}$

$$= 32 \text{ blocks} \times 256 \text{ bits}$$

$$\text{ratio} = \frac{279}{256} \approx 1.0898$$

5.3.4*

Address	binary	Hit / Miss	Replacement
0	0000 0000 0000 0000	Miss	X
4	0000 0000 0000 0100	Hit	X
16	0000 0000 0001 0000	Hit	X.
132	0000 0000 1000 0100	Miss	X
232	0000 0000 1110 1000	Miss	X
160	0000 0000 1010 0000	Miss	X
1024	0000 0100 0000 0000	Miss	0
30	0000 0000 0001 1110	Miss	0
140	0000 0000 1000 1100	Hit	X
3100	0000 1100 0001 1100	Miss	0
180	0000 0000 1011 0100	Hit	X
2180	0000 1000 1000 0100	Miss	0

block (index 0) : 3bit

block (index 4) : 12bit

⇒ 2개의 block을 4개의 replacements가 있어야 함.

5.3.5

$$\text{Hit ratio} = \frac{\text{num of hits}}{\text{num of references}}$$

$$= \frac{4}{12} \approx 0.33$$

5.3.6

$\langle \text{Index}, \text{tag}, \text{data} \rangle 3$

Index	tag	Data (offset)
0	3	$\text{mem}[3100-28] \Rightarrow \text{mem}[3072]$
4	2	$\text{mem}[2180-4] \Rightarrow \text{mem}[2176]$
5	0	$\text{mem}[160-0] \Rightarrow \text{mem}[160]$
7	0	$\text{mem}[232-8] \Rightarrow \text{mem}[224]$

∴

$\langle 00000_2, 0011_2, \text{mem}[3072] \sim \text{mem}[3103] \rangle$

$\langle 00100_2, 0010_2, \text{mem}[2176] \sim \text{mem}[2207] \rangle$

$\langle 00101_2, 0000_2, \text{mem}[160] \sim \text{mem}[192] \rangle$

$\langle 00111_2, 0000_2, \text{mem}[224] \sim \text{mem}[255] \rangle$

S. 6.1

clock rate = $1/\text{cycle time}$.

L_1 's hit time for $P1 = 1/0.66\text{ns} \approx 1.5/\text{GHz}$

L_1 's hit time for $P2 = 1/0.90\text{ns} \approx 1.1/\text{GHz}$

S. 6.2

AMAT = Time for a hit + Miss rate \times Miss penalty.

$$\begin{aligned}\text{AMAT for } P1 &= 0.66\text{ns} + (8.0\% \times 10\text{ns}) \\ &= 0.66 + (0.08 \times 10) \\ &= 0.66 + 0.8 \\ &= 1.46\text{ns}\end{aligned}$$

$$\begin{aligned}\text{AMAT for } P2 &= 0.90\text{ns} + (6.0\% \times 10\text{ns}) \\ &= 0.90 + (0.06 \times 10) \\ &= 0.90 + 0.6 \\ &= 1.5\text{ns}\end{aligned}$$

5.6.3

(P1)

miss penalty = $110 / 0.66 \approx 167$ cycles.

miss cycles per Instructions

I-cache : $0.08 \times 167 = 13.36$

D-cache : $0.08 \times 0.36 \times 167 = 4.816$

\therefore total CPI of P1 = $1 + 13.36 + 4.816 = 19.176$ Cycles

(P2)

miss penalty = $110 / 0.9 \approx 122$ cycles

miss cycles per Instructions

I-cache : $0.06 \times 122 = 7.32$

D-cache : $0.06 \times 0.36 \times 122 = 2.6208$

\therefore total CPI of P2 = $1 + 7.32 + 2.6208 = 10.9408$ Cycles

\therefore P2 is faster than P1.

5.6.4

AMAT = Time for a hit + Miss rate \times Miss penalty

$$\text{AMAT with L2} = (\text{L1 hit time}) + (\text{L1 miss rate}) \times ((\text{L2 hit time}) + (\text{L2 miss rate}) \times (\text{L2 miss penalty}))$$

(p1)

$$\begin{aligned}\text{AMAT with L2} &= 0.66 \text{ ns} + 0.08 \times (5.62 \text{ ns} + 0.95 \times 110) \\ &= 0.66 + 0.08 \times (5.62 + 66.5) \\ &= 0.66 + 0.08 \times 112.12 \\ &= 0.66 + 5.1696 \\ &= 6.4296 \text{ ns}\end{aligned}$$

(cycle error rate)

$$\begin{aligned}\text{AMAT with L2} &= 0.66 \times (1 + 0.08 \times (9 + 0.95 \times 101)) \\ &= 0.66 \times 9.852 = 6.5023 \text{ ns}\end{aligned}$$

\therefore AMAT worse with L2 cache.

5.6.5

(p1)

$$\begin{aligned}\text{total CPI} &= \text{CPI}_{\text{base}} + \text{CPI}_{\text{L-cache}} + \text{CPI}_{\text{D-cache}} \\ &= 1.0 + 0.08 \times (9 + 0.95 \times 10^9) + 0.36 \times \\ &\quad 0.08 \times (9 + 0.95 \times 10^9) \\ &= 1.0 + 8.852 + 3.18672 \\ &= 13.03872\end{aligned}$$

5.6.6

(P1)

$$AMAT = 6.5023 \text{ ns}$$

(P2)

$$AMAT = 0.90 + (0.06 \times 110) = 5.1 \text{ ns}$$

\therefore P2 is faster than P1

to match, make P1 with L_2 cache faster.

\Rightarrow reduce miss rate.

$$0.66 \times (1 + \text{miss rate} \times (9 + 0.95 \times 10)) = 5.1$$

$$\text{miss rate} = \frac{(5.1 / 0.66) - 1}{9 + 0.95 \times 10} \approx \frac{6.13}{10.65} \approx 0.06$$

\therefore L1 miss rate for P1 should be reduced to 6%.