



- (a) What is the speedup achieved by adding this improvement?
- (b) Compare the change in performance to the change in costs.
- (c) Given the cost/performance ratios you just calculated, describe a situation where it makes sense to add more registers and describe a situation where it doesn't make sense to add more registers.

**2.** Consider the fragment of MIPS assembly below :

sd	\$s5, 12(\$s3)
ld	\$s5, 8(\$s3)
sub	\$s4, \$s2, \$s1
beqz	\$s4, label
add	\$s2, \$s0, \$s1
sub	\$s2, \$s6, \$s1

Suppose we modify the pipeline so that it has only one memory (that handles both instructions and data). In this case, there will be a structural hazard every time a program needs to fetch an instruction during the same cycle in which another instruction accesses data.

- (a) Draw a pipeline diagram to show where the code above will stall.
- (b) In general, is it possible to reduce the number of stalls/NOPs resulting from this structural hazard by reordering code?
- (c) Must this structural hazard be handled in hardware? We have seen that data hazards can be eliminated by adding NOPs to the code. Can you do the same with this structural hazard? If so, explain how. If not, explain why not.
- (d) Approximately how many stalls would you expect this structural hazard to generate in a typical program? (Use the instruction mix Figure2)

**3.** Consider the following loop.

```
LOOP : ld    $s0, 0($s3)
        ld    $s1, 8($s3)
        add   $s2, $s0, $s1
        addi  $s3, $s3, -16
        bnez  $s2, LOOP
```

Assume that perfect branch prediction is used (no stalls due to control hazards), that there are no delay slots, that the pipeline has full forwarding support, and that branches are resolved in the EX (as opposed to the ID) stage.

(a) Show a pipeline execution diagram for the first two iterations of the loop.

(b) Mark pipeline stages that do not perform useful work. How often while the pipeline is full do we have a cycle in which all five pipeline stages are doing useful work? (Begin with the cycle during which the `addi` is in the IF stage. End with the cycle during which the `bnez` is in the IF stage.)

**4.** Problems in this exercise after to the following sequence of instructions, and assume that it is executed on a five-stage pipelined datapath:


```
add $s3, $s1, $s0
lw  $s2, 4($s3)
lw  $s1, 0($s4)
or  $s2, $s3, $s2
sw  $s2, 0($s3)
```

(a) If there is no forwarding or hazard detection, insert NOPs to ensure correct execution.

(b) Now, change and/or rearrange the code to minimize the number of NOPs needed. You can assume register `$t0` can be used to hold temporary values in your modified code.

(c) If the processor has forwarding, but we forgot to implement the hazard detection unit, what happens when the original code executes?

(d) If the processor has forwarding, for the first seven cycles during the execution of this code, specify which signals are asserted in each cycle by hazard detection and forwarding units in Figure 3.



(Figure 3)

(e) If there is no forwarding, what new input and output signals do we need for the hazard detection unit in Figure3? Using this instruction sequence as an example, explain why each signal is needed.

(f) For the new hazard detection unit from (e), specify which output signals it asserts in each of the first five cycles during the execution of this code.