
Computer Architecture

Chapter 5a. Memory System

Hyuk-Jun Lee, PhD

Dept. of Computer Science and Engineering Sogang University Seoul, Korea

Email: hyukjunl@sogang.ac.kr



到此外

Memory Technology


CELL
SPAM > DRAM
Speed
SRAM > DRAM
CAPACITY
DRAM > SRAM

- Static RAM (SRAM)
 - -0.5ns 2.5ns, \$2000 \$5000 per GB
- · Dynamic RAM (DRAM) → 271463 refresh.
 - 50ns 70ns, \$20 \$75 per GB
- Magnetic disk (M)
 - -5ms 20ms, \$0.20 \$2 per GB
- Ideal memory
 - Access time of SRAM
 - Capacity and cost/GB of disk




Principle of Locality(2008)

- Programs access a small proportion of their address space at any time খুলা লোলনা লাভ প্রান্থ প্রত্থান প্রত্থ
- Temporal locality নাগুল বাল্যপ্র
 - Items accessed recently are likely to be accessed again soon
 - e.g., instructions in a loop, induction variables
- Spatial locality 3개서 거ば서
 - Items near those accessed recently are likely to be accessed soon
 - E.g., sequential instruction access, array data




Taking Advantage of Locality

- Memory hierarchy
- Store everything on disk
- Copy recently accessed (and nearby) items from disk to smaller DRAM memory
 - Main memory
- Copy more recently accessed (and nearby) items from DRAM to smaller SRAM memory
 - Cache memory attached to CPU



Memory Hierarchy Levels



- Block (aka line): unit of copying
 - May be multiple words
- If accessed data is present in upper level
 - Hit: access satisfied by upper level
 - Hit ratio: hits/accesses @ 95/100
- If accessed data is absent
 - Miss. block copied from lower level
 - Time taken: miss penalty
 - Miss ratio: misses/accesses
 = 1 − hit ratio
 - Then accessed data supplied from upper level

Cache Memory

- Cache memory
 - The level of the memory hierarchy closest to the CPU
- Given accesses X₁, ..., X_{n-1}, X_n

X ₄
X ₁
X _{n-2}
X _{n-1}
X ₂
X ₃


X ₄
X ₁
X _{n-2}
X _{n-1}
X ₂
X_n
X ₃

- How do we know if the data is present?
- Where do we look?

- a. Before the reference to X_n
- b. After the reference to X_n

Direct Mapped Cache

- Location determined by address
- Direct mapped: only one choice
 - (Block address) modulo (#Blocks in cache)



- #Blocks is a power of 2
- Use low-order address bits

address: 5013

315136153 74个号至

ins •


Sogang University

Cadre block: 127 [tag]

Tags and Valid Bits

- How do we know which particular block Vatu or instable is stored in a cache location?
 - Store block address as well as the data
 - Actually, only need the high-order bits of alless
 - Called the tag
- L) of sellowith 2 H3 (tag) What if there is no data in a location?
 - Valid bit: 1 = present, 0 = not present
 - Initially 0

L) tanj: garbage.




- 8-blocks, 1 word/block, direct mapped
- Initial state


Inde x	V	Tag	Data
000	N		
001	Ν		
010	Ν		
011	N		
100	N		
101	Ν		
110	N		
111	N		

Order of memory references

Address
22
26
22
26
16
3
16
18




						-
Word	d addr	Binary ac	ddr	Hit/miss	Cache block	
2	22	10 110		Miss	110	
	whie bit	tag in	J-X)(z	pped from lon	er leve
Index	V	Tag	Dat	a	11	
000	N					
001	N					
010	N					
011	N					
100	N					
101	N					
110	Y	10	Me	m[10110]		
111	N					




Word addr	Binary addr	Hit/miss	Cache block
26	11 010	Miss	010

Index	V	Tag	Data
000	N		
001	N		
010	Y	11	Mem[11010]
011	N		
100	N		
101	N		
110	Υ	10	Mem[10110]
111	N		




Word addr	Binary addr	Hit/miss	Cache block
22	10 110	Hit	110
26	11 010	Hit	010

Index	V	Tag /	Data
000	Ν		
001	N		
010	Υ	11	Mem[11010]
011	Z		
100	Z		
101	Z		
110	Υ	10	Mem[10110]
111	Ν		



Word addr	Binary addr	Hit/miss	Cache block
16	10 000	Miss	000
3	00 011	Miss	011
16	10 000	Hit	000


Index	V	Tag	Data
000	Y	10	Mem[10000]
001	N		
010	Υ	11	Mem[11010]
011	Y	00	Mem[00011]
100	N		
101	N		
110	Υ	10	Mem[10110]
111	N		




Word addr	Binary addr	Hit/miss	Cache block
18	10 010	Miss	010

replacement

Index	V	Tag	Data
000	Υ	10	Mem[10000]
001	N		Mem[10010] であること
010	Υ	10	Mem[10010] (lolo→) (co)
011	Υ	00	Mem[00011]
100	N		
101	N		
110	Υ	10	Mem[10110]
111	N		



Address Subdivision






Example: Larger Block Size


Slee of cache => 64×16B=102AB

- 64 blocks, 16 bytes/block = 4 milds/blk
 - To what block number does address 1200 map?
- Block address = [1200/16] = 75 → 445 (offset
- Block number = $75 \mod 10 64 = 11$




Block Size Considerations

- Larger blocks should reduce miss rate
 - Due to spatial locality ALIZ, AC37
- But in a fixed-sized cache
 - Larger blocks \Rightarrow fewer of them
 - More competition ⇒ increased miss rate
 - Larger blocks ⇒ pollution
- Larger miss penalty
 - Can override benefit of reduced miss rate problem
 - Early restart and critical-word-first can help




Cache Misses

- On cache hit, CPU proceeds normally
- On cache miss
 - Stall the CPU pipeline
 - Fetch block from next level of hierarchy
 - Instruction cache miss
 - Restart instruction fetch
 - Data cache miss
 - Complete data access



Write-Through

- On data-write hit, could just update the block in cache
 - But then cache and memory would be inconsistent
- Write through: also update memory 💈 🕆 🗥
- But makes writes take longer
 - e.g., if base CPI = 1, 10% of instructions are stores, write to memory takes 100 cycles
 - Effective CPI = $1 + 0.1 \times 100 = 11$
- Solution: write buffer
 - Holds data waiting to be written to memory
 - CPU continues immediately write buffered out Mes
 - · Only stalls on write if write buffer is already full




M2 4124

Write-Back

- Alternative: On data-write hit, just update the block in cache
 - Keep track of whether each block is dirty
- When a dirty block is replaced
 - Write it back to memory
 - Can use a write buffer to allow replacing block to be read first


Write Allocation

- What should happen on a write miss?
- Alternatives for write-through
 - Allocate on miss: fetch the block
 - Write around: don't fetch the block
 - Since programs often write a whole block before reading it (e.g., initialization)
- For write-back
 - Usually fetch the block




Example: Intrinsity FastMATH

- Embedded MIPS processor
 - 12-stage pipeline
 - Instruction and data access on each cycle
- Split cache: separate I-cache and D-cache
- Each 16KB: 256 blocks × 16 words/block
- P-cme D-cache: write-through or write-back
 - SPEC2000 miss rates
 - I-cache: 0.4%
 - D-cache: 11.4%
 - Weighted average: 3.2%




Example: Intrinsity FastMATH




Main Memory Supporting Caches

- Use DRAMs for main memory
 - Fixed width (e.g., 1 word) 32 616 64616 ---
 - Connected by fixed-width clocked bus
 - Bus clock is typically slower than CPU clock
- Example cache block read
- ✓ 1 bus cycle for address transfer
- road block ✓ – 15 bus cycles per DRAM access
- 1 bus cycle per data transfer
- For 4-word block, 1-word-wide DRAM
 Miss penalty = 1 + 4×15 + 4×1 = 65 bus cycles

 - Bandwidth = 16 bytes / 65 cycles = 0.25 B/cycle



Increasing Memory Bandwidth



Measuring Cache Performance

- Components of CPU time
 - Program execution cycles
- Program execution cycles

 Includes cache hit time

 ICA GIA
 - Memory stall cycles
 - Mainly from cache misses
- With simplifying assumptions:

Memory stall cycles
$$^{4)}$$
 \times 6 \times 5 \times 10 2 \times 10

$$= \frac{\text{Memory accesses}}{\text{Program}} \times \text{Miss rate} \times \text{Miss penalty}$$


$$= \frac{Instructions}{Program} \times \frac{Misses}{Instruction} \times Miss penalty$$

Cache Performance Example

Given


- I-cache miss rate = 2%
- D-cache miss rate = 4%
- Miss penalty = 100 cycles
- Base CPI (ideal cache) = 2
- Load & stores are 36% of instructions
- Miss cycles per instruction

 - I-cache: $0.02 \times 100 = 2$ D-cache: $0.36 \times 0.04 \times 100 = 1.44$
- Actual CPI = 2 + 2 + 1.44 = 5.44
 - Ideal CPU is 5.44/2 = 2.72 times faster



Average Access Time


- Hit time is also important for performance
- Average memory access time (AMAT)
 - $-AMAT = Hit time + Miss rate \times Miss penalty$
- Example
 - CPU with 1ns clock, hit time = 1 cycle, miss
 penalty = 20 cycles, I-cache miss rate = 5%
- $\sqrt{-AMAT} = 1 + 0.05 \times 20 = 2ns$
 - 2 cycles per instruction



Performance Summary

- When CPU performance increased
 - Miss penalty becomes more significant
- Decreasing base CPI
 - Greater proportion of time spent on memory stalls

 QI = QI | Mile + QI | Cohu
- Increasing clock rate
 - Memory stalls account for more CPU cycles
- Can't neglect cache behavior when evaluating system performance



+ CPI mencfor 11