

LPDDR4x mulitPHY Silicon Bring Up Script Review

LPDDR4 3200Mbps example

2020-03-26

CONFIDENTIAL INFORMATION

The information contained in this presentation is the confidential and proprietary information of Synopsys. You are not permitted to disseminate or use any of the information provided to you in this presentation outside of Synopsys without prior written authorization.

IMPORTANT NOTICE

In the event information in this presentation reflects Synopsys' future plans, such plans are as of the date of this presentation and are subject to change. Synopsys is not obligated to update this presentation or develop the products with the features and functionality discussed in this presentation. Additionally, Synopsys' services and products may only be offered and purchased pursuant to an authorized quote and purchase order or a mutually agreed upon written contract with Synopsys.

Summary

The PHY initialization script review Synopsys conducts is purely visual

- Customer need to validate the sequence through simulation
- Customer need to get the initial driver strength/ODT/Vref etc value from SIPI simulation result
- Customer need to check the register setting for lane connection with PCB design
- Customer need to follow the Streaming Messages in firmware APP note for training log decoder
- Customer need to check all published STAR in DWDLhttps://www.synopsys.com/dw/star.php?c=dwc_ap_lpddr4x_multiphy_tsmc16ffc18

Ref Documents

- dwc_lpddr4x_multiphy_pub_databook.pdf
- dwc_ap_lpddr4x_multiphy_tsmc16ffc18_databook.pdf
- dwc_ddrn_phy_phyinit_application_note.pdf
- dwc_ddrn_phy_training_firmware_application_note.pdf
- HSPICE_model_app_note.pdf
- phyinit\<version>\software\lpddr4\src\dwc_ddrphy_phyinit_struct.h
- firmware\<version>\lpddr4\mnPmuSramMsgBlock_lpddr4.h
- firmware\<version>\lpddr4\lpddr4_pmu_train.strings
- JESD209-4B

Technology Dependent Register Programming

dwc_ddrphy_phyinit_userCustom_customPreTrain()

• Please follow the section Technology Dependent Register Programming in training APP note

Some PHY register programming are technology dependent. This section documents the list of such registers and pointers to documents containing the technology specific values to program.

PhyInit will program these registers to a default value or leave them at default hardware reset state. It is highly recommended that users consult the documentation provided in the table below and program each registers with recommended values for the respective process technology in the dwc_ddrphy_phyinit_userCustom_customPreTrain() function.

Table 3 Technology Dependent Registers

Register Name	Bits	Sub-field name	Phylnit default	Technology specific documentation
ATxSlewRate	[3:0]	ATxPreP	0xf	CA HSPICE App Note – Calibration Codes DWC_TXRXCA/rise_index in table
ATxSlewRate	[7:4]	ATxPreN	0xf	CA HSPICE App Note – Calibration Codes DWC_TXRXCA/fall_index in table
TxSlewRate	[3:0]	TxPreP	0xf	DQ HSPICE App Note – Calibration Codes DWC_TXRXDQ/rise_index in table
TxSlewRate	[7:4]	TxPreN	0xf	DQ HSPICE App Note – Calibration Codes DWC_TXRXDQ/fall_index in table
PIICtrl1	[4:0]	PllCpIntCtrl	0x0	PHY Databook
PIICtrl1	[8:5]	PIICpPropCtrl	0x1	PHY Databook
PIITestMode	[15:0]		0x0124	PHY Databook

HSPICE_model_app_note_lp4x.pdf

							DWC_TXRXDQ		DWC_TXRXCA	
Mode	VDDQ	Transistor	Resistor	Temperature	ncode	pcode	fall_index	rise_index	fall_index	rise_index
	1.14V	SS	S	125C	23	24	15	2	15	11
DDR4	1.14V	SS	S	-40C	19	16	15	2	15	11
DDN4	1.20V	tt	t	25C	14	13	15	2	15	11
	1.3V	ff	f	-40C	6	5	15	2	15	11
	1.06	SS	S	125C	25	26	8 —	15	5	15
LPDDR4	1.06	SS	S	-40C	20	18	8	15	5	15
LPDDK4	1.1	tt	t	25C	16	14	8	15	5	15
	1.17	ff	f	-40C	8	7	8	15	5	15
	1.06 (VDDQLP=0.57)	SS	S	125C	23	11	4	15	5	15
LPDDR4X	1.06 (VDDQLP=0.57)	SS	S	-40C	19	13	4	15	5	15
LPDDK4X	1.1 (VDDQLP=0.6)	tt	t	25C	14	7	4	15	5	15
	1.17 (VDDQLP=0.65)	ff	f	-40C	6	3	4	15	5	15

ATxSlewRate:1ff
ATxImpedance:7f
TxSlewRate:1ff

TxOdtDrvStren:600

TxImpedanceCtrl1:e3f

CalDrvStr0:11

Register Review

Table 11-114 Register Name: CalDrvStr0 Register-block: DWC_DDRPHYA_MASTER

Bits	Name	Description	Access	Default	ATxSlewRate:1ff
[3:0]	CalDrvStrPd50	515 - Reserved for future. 4 - 120R pull-down and 120R NMOS pull-up at VOH=VDDQ*35% 3 - 120R pull-down and 120R NMOS pull-up at VOH=VDDQ/2.5 2 - 40R pull-down and 40R PMOS pull-up 1 - 120R pull-down and 120R PMOS pull-up 0 - 120R pull-down and 120R NMOS pull-up (Default)	R/W	0x0	ATxImpedance:7f TxSlewRate:1ff TxOdtDrvStren:600 TxImpedanceCtrl1:e CalDrvStr0:11
[7:4]	CalDrvStrPu50	515 - Reserved for future. 4 - Calibrates with 120-ohm external resistance at VOH= VOH=VDDQ*35% (for low-power LPDDR4) 3 - Calibrates with 120-ohm external resistance at VOH=VDDQ/2.5 (for low-power LPDDR4) 2 - Calibrates linear pull-up with 40-ohm external resistance at VOH=VDDQ/2 (for DDR4, LPDDR4) 1 - Calibrates linear pull-up with 120-ohm external resistance at VOH=VDDQ/2 (for DDR4, LPDDR4) 0 - Calibrates with 120-ohm external resistance at VOH=VDDQ/2 (for LPDDR4x) (Default)	R/W	0x0	

Register Review

Table 11-11 Register Name: ATxImpedance Register-block: DWC_DDRPHYA_ANIB

Bits	Name	Description	Access	Default
[4:0]	ADrvStrenP	5 bit bus used to select the target pull up output impedance. Please Refer to Technology specific PHY DATABOOK for supported options Connects to the DrvStren pins of the driver. 110_xx = Non-linear pull-up to VDDQLP for the following modes: LPDDR4x into 120R DRAM termination LPDDR4 low-power drive into 240R DRAM termination at VOH=VDDQ/2.5 [1] LPDDR4 low-power drive into 120R DRAM termination at VOH=VDDQ*35% [1] 100_xx = Non-linear pull-up to VDDQLP for the following modes: LPDDR4x into 60R DRAM termination LPDDR4 low-power drive into 120R DRAM termination at VOH=VDDQ/2.5 [1] LPDDR4 low-power drive into 60R DRAM termination at VOH=VDDQ*35% [1] 000_xx = Non-linear pull-up to VDDQLP for the following modes: LPDDR4x into 40R DRAM termination LPDDR4 low-power into 80R DRAM termination at VOH=VDDQ/2.5 [1] LPDDR4 low-power into 80R DRAM termination at VOH=VDDQ*35% [1] 111_00 = 120R linear pull-up connected to VDDQ (DDR4, LPDDR4) 111_01 = 60R linear pull-up connected to VDDQ (DDR4, LPDDR4) 111_11 = 40R linear pull-up connected to VDDQ (DDR4, LPDDR4) NOTE [1]: see PHY data book for complete description of LPDDR4 VDDQLP pull-up mode NOTE [2]: if any pull-up connected to VDDQLP is enabled, all pull-ups connected to VDDQ will be disabled.	R/W	0x1f
[9:5]	ADrvStrenN	5 bit bus used to select the target pull down output impedance. Please Refer to Technology specific PHY DATABOOK for supported option Connects to the DrvStren pins of the driver. xxx_00 = 120R pull-down (DDR4, LPDDR4/LPDDR4x) xxx_01 = 60R pull-down (DDR4, LPDDR4/LPDDR4x) xxx_11 = 40R pull-down (DDR4, LPDDR4/LPDDR4x)	R/W	0x1f

ATxSlewRate:1ff
ATxImpedance:7f
TxSlewRate:1ff
TxOdtDrvStren:600
TxImpedanceCtrl1:e3f

CalDrvStr0:11

Register Review

Table 11-55 Register Name: TxImpedanceCtrl1 Register-block: DWC_DDRPHYA_DBYTE

Bits	Name	Description	Access	Default
[5:0]	DrvStrenFSDqP	Please Refer to Technology specific PHY DATABOOK for supported options. 6 bit bus used to select the target pull up output impedance. Connects to the DrvStren pins of the driver. xxx_110 = Non-linear pull-up to VDDQLP for the following modes: LPDDR4x into 120R DRAM termination LPDDR4 low-power drive into 240R DRAM termination at VOH=VDDQ/2.5 [1] LPDDR4 low-power drive into 120R DRAM termination at VOH=VDDQ*35% [1] xxx_100 = Non-linear pull-up to VDDQLP for the following modes: LPDDR4x into 60R DRAM termination LPDDR4 low-power drive into 120R DRAM termination at VOH=VDDQ/2.5 [1] LPDDR4 low-power drive into 60R DRAM termination at VOH=VDDQ*35% [1] xxx_000 = Non-linear pull-up to VDDQLP for the following modes: LPDDR4x into 40R DRAM termination LPDDR4 low-power into 80R DRAM termination at VOH=VDDQ/2.5 [1] LPDDR4 low-power into 80R DRAM termination at VOH=VDDQ*35% [1] 000_111 = HiZ 001_111 = HiZ 001_111 = 120R linear pull-up connected to VDDQ (DDR4, LPDDR4) 011_111 = 60R linear pull-up connected to VDDQ (DDR4, LPDDR4) 011_111 = 40R linear pull-up connected to VDDQ (DDR4, LPDDR4) NOTE [1]: see PHY data book for complete description of LPDDR4 VDDQLP pull-up mode NOTE [2]: if any pull-up connected to VDDQLP is enabled, all pull-ups connected to VDDQ will be disabled.	R/W	Ox3f
Bits	Name	Description	Access	Default
[11:6]	DrvStrenFSDqN	Please Refer to Technology specific PHY DATABOOK for supported options. 6 bit bus used to select the target pull down output impedance. Connects to the DrvStren pins of the driver. 000_xxx = HiZ 001_xxx = 120R pull-down (DDR4, LPDDR4/LPDDR4x) 011_xxx = 60R pull-down (DDR4, LPDDR4/LPDDR4x) 111_xxx = 40R pull-down (DDR4, LPDDR4/LPDDR4x)	R/W	0x3f
[15:12]	Unimplemented	Returns zero on reads	R	0x0

ATxSlewRate:1ff ATxImpedance:7f TxSlewRate:1ff TxOdtDrvStren:600

TxImpedanceCtrl1:e3f

CalDrvStr0:11

Lane connection

dwc_ddrphy_phyinit_userCustom_customPreTrain()

- DQ Lane Swapping limitation
 - Only DQ lanes may be swapped. DQS signals and DM signals may not be swapped
 - When operating with x16 devices, DQ lanes may only be swapped within a byte and cannot be swapped across bytes

• CA

See CSR register MapCAAntoDfi ..MapCABntoDfi (n=0..5)

Table 2-2 Swapped connection DqXLnSel programming

DBYTE Register	SDRAM Bit	DBYTE Lane	Programming
Dq0LnSel	0 (DQ0)	1	0x1
Dq1LnSel	1 (DQ1)	0	0x0
Dq2LnSel	2 (DQ2)	3	0x3
Dq3LnSel	3 (DQ3)	2	0x2
Dq4LnSel	4 (DQ4)	5	0x5
Dq5LnSel	5 (DQ5)	4	0x4
Dq6LnSel	6 (DQ6)	7	0x7
Dq7LnSel	7 (DQ7)	6	0x6

HdtCtrl=0x4 for training debug

Ref 11 Streaming Messages in training APP note

Pseudocode for polling and printing the full string value is given below:

```
// Decode_Streaming_Message Pseudocode
//------
Function decode_streaming_message(){

string_index = get_mail(32bit)

debug_string = lookup_string_index(string_index)

while (i <= (string_index & 0xffff)){

args[i] = get_mail(32bit)

i++

}

Printf(debug_string, arg[0], arg[1], ..., arg[i-1])

}
```

Example log can be get through IP CTB env

runtc cfg=ac10d4ch2 tc=demo_basic dram=lpddr4 dimm=udimm skip_train=0 freq0=1600 freq_ratio0=1 rank=1 pstates=1 hard_macro=E hdtCtrl=4 hdtCtrl=131f

Controller Sequence Check

DWC_ddr_umctl2 and Memory Initialization with LPDDR4X multiPHY

Table 6-9 DWC_ddr_umctl2 and Memory Initialization with LPDDR4X multiPHY

Step	Application	SVTB Task	Notes
1	Follow the PHYs power up procedure		See PUB databook for details
2	Program the DWC_ddr_umctl2 registers		Note 1
3	De-assert reset signal core_ddrc_rstn	reset_dut	

25	Wait for DWC_ddr_umctl2 to move to normal operating mode by monitoring STAT.operating_mode Signal	reset_dut	
26	Set back registers in step 4 to the original values if desired		

Note 1: When running training with the PHY. The following controller registers must be programmed to these values at this stage: INITO.skip_dram_init=2'b11 PWRCTL.selfref_sw = 1'b1 Programming them as follows is only allowed for simulation purposes when skipping training INITO.skip_dram_init=0 (that is, SDRAM INIT through the controller) PWRCTL.selfref_sw = 0

Training Log example

A snapshot need for further debug

```
PMU10: **** Start LPDDR4 Training. PMU Firmware Revision 0x1002 ****
  PMU10: Setting boot clock divider to 32
                                                                  PMU5: [1]:0x
  PMU10: PHY TOTALS - NUM DBYTES 4 NUM NIBBLES 8 NUM ANIBS 12
10 PMU10: CSA=0x01, CSB=0x01, TSTAGES=0x131F, HDTOUT=4, MMISC=1 DRAMFreq=3200MT DramType=LPDDR4
                                                                  PMU5: [3]:0x
11 PMU10: Pstate0 MRS MR01 A0=0x14 MR02 A0=0x2D MR03 A0=0x29 MR11 A0=0x64
                                                                  PMU5: [4]:0x
12 PMU10: Pstate0 MRS MR12 A0=0x4D MR13 A0=0x28 MR14 A0=0x42 MR22 A0=0x18
  PMU10: Pstate0 MRS MR01 B0=0x14 MR02 B0=0x2D MR03 B0=0x29 MR11 B0=0x64
  PMU10: Pstate0 MRS MR12 B0=0x4D MR13 B0=0x28 MR14 B0=0x42 MR22 B0=0x18
                                                                  PMU5: [71:0x
  PMU5: CA bitmap dump for cs 0
  PMU5: CA bitmap dump for cs 0
   29 End of initialization
   PMU5: CSO <<KEY>> 0 RxEnDly, 1 RxClkDly <<KEY>> coarse(10:6) fine(5:0)
  PMU5: ID=0 -- db0 db1 db2 db3 db4 db5 db6 db7 db8 db9 --
  PMU5: [0]:0x 3cd 39b 399 3c9 0 0 0 0 0
  PMU5: [1]:0x 3cd 39b 399 3c9
  PMU5: ID=1 -- db0 db1 db2 db3 db4 db5 db6 db7 db8 db9 --
  PMU5: [0]:0x 10 10 10 10
36 PMU5: [1]:0x 10 10 10 10
  End of read enable training
  PMU5: CS0 <<KEY>> 0 TxDqsDly, 1 TxDqDly <<KEY>> coarse(9:6) fine(5:0)
  PMU5: ID=0 -- db0 db1 db2 db3 db4 db5 db6 db7
  PMU5: [0]:0x 49
                 57
                  57
  PMU5: ID=1 -- db0
                 db2 db3 db4 db5 db6 db7 db8 db9 --
  PMU5: [1]:0x 10
              10
                  10 10
  PMU5: [2]:0x 10
              10
  PMU5: [3]:0x 10
              10 10 10
  PMU5: [4]:0x 10
  PMU5: [5]:0x 10
              10 10 10
  PMU5: [7]:0x 10
              10 10 10
51 PMU5: [8]:0x 10 10 10 10
52 End of fine write leveling
```

```
53 PMU5: CSO <<KEY>> 0 RxPBDly <<KEY>> 1 Delay Unit ~= 7ps
61 PMU5: [6]:0x
64 End of read dg deskew training
65 PMU4: RxClkDly Passing Regions (EyeLeft EyeRight -> EyeCenter)
66 PMU4: DB 0 nibble 0: 8 30 -> 19
67 PMU4: DB 0 nibble 1: 3 25 -> 14
   PMU4: DB 1 nibble 0: 6 27 -> 16
   PMU4: DB 1 nibble 1: 2 24 -> 13
   PMU4: RxClkDly Passing Regions (EyeLeft EyeRight -> EyeCenter)
   PMU4: DB 2 nibble 0: 6 26 -> 16
72 PMU4: DB 2 nibble 1: 2 22 -> 12
73 PMU4: DB 3 nibble 0: 7 27 -> 17
   PMU4: DB 3 nibble 1: 4 22 -> 13
75 PMU5: CSO <<KEY>> 0 RxEnDly, 1 RxClkDly <<KEY>> coarse(10:6) fine(5:0)
76 PMU5: ID=0 -- db0 db1 db2 db3 db4 db5 db6
   PMU5: [0]:0x 3cd 39b 399 3c9 0 0 0
   PMU5: [1]:0x 3cd 39b 399 3c9
   PMU5: ID=1 -- db0 db1 db2 db3 db4 db5 db6 db7 db8
   PMU5: [0]:0x 13 10 10 11 0 0 0
82 End of MPR read delay center optimization
83 PMU4: Dbyte 1 dqs2dq = 64/32 UI
84 PMU4: Dbyte 2 dqs2dq = 62/32 UI
   PMU5: CS0 <<KEY>> 0 TxDqsDly, 1 TxDqDly <<KEY>> coarse(9:6) fine(5:0)
                          d7 c7
                    db1 db2 db3 db4 db5 db6 db7
   PMU5: ID=1 -- db0
   PMU5: [0]:0x 9a
                          c7
   PMU5: [2]:0x
   PMU5: [3]:0x 9d
   PMU5: [41:0x
   PMU5: [5]:0x
                          c9 97
                 9c
                     CC
96 PMU5: [6]:0x 9d
                     cc c9 99
97 PMU5: [7]:0x 9d
98 PMU5: [8]:0x
                9d
                     cb
99 End of Write leveling coarse delay
```

CSR Dump Registers

Required when training failed or mission mode debug

- Register List
 - The register list description 11.2 Register Address Map in PUB databook
 - macro/Latest/ipxact/acx10_dat4.dwc_ddrphy_top.ipxact.xml
 - CTB reference files after runto ctb/Latest/sim/csr_defines.sv



Thank You

