cādence®

Hardware System Verification (HSV) Vertical Solutions Engineering (VSE)

QDR/QDRII/QDRII+
Palladium Memory Model
User Guide

Document Version: 2.0

Document Date: July 2018

Copyright © 2010-2016, 2018 Cadence Design Systems, Inc. All rights reserved. Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA.

Trademarks: Trademarks and service marks of Cadence Design Systems, Inc. contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 800.862.4522. All other trademarks are the property of their respective holders.

Restricted Permission: This publication is protected by copyright law and international treaties and contains trade secrets and proprietary information owned by Cadence. Unauthorized reproduction or distribution of this publication, or any portion of it, may result in civil and criminal penalties. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. Unless otherwise agreed to by Cadence in writing, this statement grants Cadence customers permission to print one (1) hard copy of this publication subject to the following conditions:

- 1. The publication may be used only in accordance with a written agreement between Cadence and its customer.
- 2. The publication may not be modified in any way.
- 3. Any authorized copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement.
- 4. The information contained in this document cannot be used in the development of like products or software, whether for internal or external use, and shall not be used for the benefit of any other party, whether or not for consideration.

Disclaimer: Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information.

Restricted Rights: Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seg. or its successor.

Contents

GENERAL INFORMATION	4
1.1 RELATED PUBLICATIONS	4
DDR2 MEMORY MODEL	5
1. Introduction	5
2. Model Release Levels	
3. Configurations	7
4. MODEL BLOCK DIAGRAM	8
5. PIN NAMES	
6. TRUTH TABLE AND WAVEFORMS FOR READ/WRITE	10
6.1. QDR SRAM (burst length = 2)	10
6.2. QDR $SRAM$ (burst length = 4)	12
6.3. QDRII SRAM (burst length = 2)	14
6.4. QDRII SRAM (burst length = 4)	16
6.5. QDRII+ SRAM (burst length = 4)	18
7. CLOCKS	20
8. COMPILE AND EMULATION	
REVISION HISTORY	2.2.

General Information

The Cadence Memory Model Portfolio provides memory device models for the Cadence Palladium XP, Palladium XP II and Palladium Z1 series systems. Optimizing the acceleration and/or emulation flow on these platforms for MMP memory models may require information outside the scope of the MMP user guides and related MMP documentation.

1.1 Related Publications

For basic information regarding emulation and acceleration, please refer to the following documents:

For Palladium XP and Palladium XP II:

UXE User Guide
UXE Library Developer's Guide
UXE Known Problems and Solutions
UXE Command Reference Manual
Palladium XP Planning and Installation Guide
Palladium Target System Developer's Guide
What's New in UXE

For Palladium Z1:

VXE User Guide
VXE Library Developer's Guide
VXE Known Problems and Solutions
VXE Command Reference Manual
Palladium Z1 Planning and Installation Guide
Palladium Target System Developer's Guide
What's New in VXE

DDR2 Memory Model

1. Introduction

The Cadence Palladium QDR Model is available in several configurations with model sizes to match real devices manufactured by Samsung. Different sizes from 18Mb up to 72Mb are available, please consult the memory model catalog for the current available list.

2. Model Release Levels

All models in the Memory Model Portfolio are graded with a release level. This release level informs users of the current maturity and status of the model. All families in the library are graded at one of these levels.

The different levels give an overall indication of the amount of testing, level of quality and feature availability in the model. For details on supported features check the User Guide for that particular model family.

There are three release levels for models in the MMP release.

Release Level		Model Status	Available in Release	Listed in Catalog	Requires Beta Agreement
Mainstream Release	MR	Fully released and available in the catalog for all customers to use.	Yes	Yes	No
Emerging Release	ER	Model has successfully completed Beta engagement(s). Most, but not all features have been tested. Documentation is available.	No	Yes	Yes
Initial Release	IR	Model has completed initial development and has been released to Beta customer(s). The model may have missing features, may not be fully tested, may not have documentation. Model may contain defects.	No	Yes	Yes

Access to Initial and Emerging Release versions of the models will require a Beta Agreement to be signed before the model can be delivered.

3. Configurations


The following table lists the possible configurations. Not all configurations are available from all vendors. Please consult the appropriate vendor site for details on the parts they offer.

Part Number	Density	Organization
K7S3236U4C	36M bit	1Mx36
K7S3218U4C	36M bit	2Mx18
K7S3236T4C	36M bit	1Mx36
K7S3218T4C	36M bit	2Mx18
K7S1636U4C	18M bit	512Kx36
K7S1618U4C	18M bit	1Mx18
K7S1618T4C	18M bit	1Mx18
K7R643682M	72M bit	2Mx36
K7R641882M	72M bit	4Mx18
K7R640982M	72M bit	8Mx9
K7R643684M	72M bit	2Mx36
K7R641884M	72M bit	4Mx18
K7R323682C	36M bit	1Mx36
K7R321882C	36M bit	2Mx18
K7R320982C	36M bit	4Mx9
K7R323684C	36M bit	1Mx36
K7R321884C	36M bit	2Mx18
K7R320984C	36M bit	4Mx9
K7R163682B	18M bit	512Kx36
K7R161882B	18M bit	1Mx18
K7R160982B	18M bit	2Mx9
K7R163684B	18M bit	512Kx36
K7R161884B	18M bit	1Mx18
K7Q163662B	18M bit	512Kx36
K7Q161862B	18M bit	1Mx18
K7Q163664B	18M bit	512Kx36
K7Q161864B	18M bit	1Mx18


4. Model Block Diagram

The widths of the SA, D, BW, and Q buses are dependent on the density of the part being used.


QDR SRAM:



QDRII SRAM:



QDRII+ SRAM:



5. Pin names

SYMBOL	DESCRIPTION
K, /K	Input Clock
C, /C	Input Clock for Output Data
CQ, /CQ	Output Echo Clock
/Doff	DLL Disable when low
QVLD	Q valid Output
SA	Address Inputs
D	Data Inputs
Q	Data Outputs
W	Write Control Pin, active when low
/R	Read Control Pin, active when low
/BWx	Block Write Control Pin, active when low

6. Truth Table and Waveforms for Read/Write

6.1. QDR SRAM (burst length = 2)

K	/R	/W)	(2	OPERATION
, N	/K	/ • • • • • • • • • • • • • • • • • • •	D(A0)	D(A1)	Q(A0)	Q(A1)	OPERATION
Stopped	X	X	Previous state	Previous state	Previous state	Previous state	Clock Stop
1	Н	Н	Х	Х	H-Z	H-Z	No Operation
1	L	X	X	Х	Dout at C(T+1)	Dout at /C(T+1)	Read
<u></u>	Х	L	Din at K(t)	Din at /K(t)	X	X	Write

The QDR operation is possible by supporting DDR read and write operations through separate data output and input ports with the same cycle. Memory bandwidth is maxmized as data can be transfered into sram on every rising edge of K and /K, and transfered out of sram on every rising edge of C and /C. And totally independent read and write ports eliminate the need for high speed bus turn around.

Address, data inputs, and all control signals are synchronized to the input clock (K or /K). Normally data outputs are synchronized to output clocks (C and /C), but when C and /C are tied high, the data outputs are synchronized to the input clocks (K and /K). Read address is registered on rising edges of the input K clocks, and write address is registered on rising edges of the input /K clocks.


Common address bus is used to access address both for read and write operations.

The internal burst counter is fixed to 2-bit sequential for both read and write operations.

Synchronous pipeline read and early write enable high speed operations.

Byte write operation is supported with BW0 and BW1 (BW2 and BW3) pins.

QDR Timing Waveforms (Burst Length =2)



6.2. QDR SRAM (burst length = 4)

К	/R	/W		D				(2		operation
N.	/K	/ • •	D(A1)	D(A2)	D(A3)	D(A4)	D(A1)	D(A2)	D(A3)	D(A4)	operation
Ctonn			Previ	Previ	Previ	Previ	Previ	Previ	Previ	Previo	
Stopp ed	Χ	Х	ous	ous	ous	ous	ous	ous	ous	us	Clock Stop
eu			State	State	State	State	State	State	State	State	
1	Н	Н	Χ	Χ	Х	Χ	H-Z	H-Z	H-Z	H-Z	No operation
							Dout	Dout	Dout	Dout	
1	L	Х	Х	Χ	Х	Χ	at C	at /C	at C	at /C	Read
							(t+1)	(t+1)	(t+2)	(t+2)	
			Din at	Din at	Din at	Din at					
1	Н	L	K	/K	K	/K	Х	Х	Χ	Χ	Write
			(t+1)	(t+1)	(t+2)	(t+2)					

QDR supports DDR (Dual Data Rate) read and write operations through separate data output and input ports with the same cycle. Memory bandwidth is maximized as data can be transferred into SRAM on every rising edge of K and /K, and transferred out of SRAM on every rising edge of C and /C.

Address for read and write are latched on alternate rising edges of the input clock K. Data inputs, and all control signals are synchronized to the input clock (K or /K). Normally data outputs are synchronized to output clocks (C and /C), but when C and /C are tied high, the data outputs are synchronized to the input clocks (K and /K).


Common address bus is used to access address both for read and write operations.

The internal burst counter is fixed to 4-bit sequential for both read and write operations, requiring tow full clock bus cycles.

Any request that attempts to interrupt a burst operation in progress is ignored.

Byte write operation is supported with BW0 and BW1 (BW2 and BW3) pins.

QDR Timing Waveforms(Burst length =4)



6.3. QDRII SRAM (burst length = 2)

K	/R	/\/\	/W D D			2	OPERATION	
,	/K	/ V V	D(A0)	D(A1)	Q(A0)	Q(A1)	OPERATION	
Stopped	Х	Х	Previous	Previous	Previous	Previous	Clock Stop	
Stopped	^	^	state	state	state	state	Clock Stop	
1	Н	Н	Х	Х	H-Z	H-Z	No	
'	11	11	^	^	11-2	11-2	Operation	
^	ı	Х	Х	Х	Dout at	Dout at	Read	
ı	L	^	^	^	/C(T+1)	C(T+2)	Neau	
↑	Х	ı	Din at	Din at	X	Х	Write	
' ^		_	K(t)	/K(t)	X X		VVIILE	

QDR supports DDR read and write operations through separate data output and input ports with the same cycle. Memory bandwidth is maximized as data can be transferred into SRAM on every rising edge of K and /K, and transferred out of SRAM on every rising edge of C and /C.

Address, data inputs, and all control signals are synchronized to the input clock (K or /K). Normally data outputs are synchronized to output clocks (C and /C), but when C and /C are tied high, the data outputs are synchronized to the input clocks (K and /K).

Read data are referenced to echo clock (CQ or /CQ) outputs.


Read address is registered on rising edges of the input K clocks, and write address is registered on rising edges of the input /K clocks.

Common address bus is used to access address both for read and write operations.

The internal burst counter is fixed to 2-bit sequential for both read and write operations.

Byte write operation is supported with BW0 and BW1(BW2 and BW3) pins for x18 (x36) device and only BW pin for x9 device.

QDRII Timing Waveforms (Burst Length=2)



6.4. QDRII SRAM (burst length = 4)

K	/R	/W)			(Q		anaration
Γ.	/K	/٧٧	D(A1)	D(A2)	D(A3)	D(A4)	D(A1)	D(A2)	D(A3)	D(A4)	operation
			Previ	Previ	Previ	Previ	Previ	Previ	Previ	Previo	
Stopped	Χ	Х	ous	ous	ous	ous	ous	ous	ous	us	Clock Stop
			State	State	State	State	State	State	State	State	
1	Н	Н	Х	Х	Χ	Х	H-Z	H-Z	H-Z	H-Z	No operation
							Dout	Dout	Dout	Dout	
1	L	Х	Χ	Х	Χ	Х	at /C	at C	at /C	at C	Read
							(t+1)	(t+2)	(t+2)	(t+3)	
			Din at	Din at	Din at	Din at					
1	Н	L	K	/K	K	/K	Χ	Х	Х	Х	Write
			(t+1)	(t+1)	(t+2)	(t+2)					

The QDR operation is possible by supporting DDR read and write operations through separate data output and input ports with the same cycle. Memory bandwidth is maximized as data can be transferred into SRAM on every rising edge of K and /K, and transferred out of SRAM on every rising edge of C and /C. And totally independent read and write ports eliminate the need for high speed bus turn around.

Address for read and write are latched on alternate rising edges of the input clock K. Data inputs, and all control signals are synchronized to the input clock (K or /K). Normally data outputs are synchronized to output clocks (C and /C), but when C and /C are tied high, the data outputs are synchronized to the input clocks (K and /K). Read data are referenced to echo clock (CQ or /CQ) outputs.


Common address bus is used to access address both for read and write operations.

The internal burst counter is fixed to 4-bit sequential for both read and write operations, requiring tow full clock bus cycles.

Any request that attempts to interrupt a burst operation in progress is ignored.

Byte write operation is supported with BW0 and BW1 (BW2 and BW3) pins.

QDR II Timing Waveforms (Burst length=4)



6.5. QDRII+ SRAM (burst length = 4)

K	/R	/W)			(Q		operation
, ,	//	/ • •	D(A1)	D(A2)	D(A3)	D(A4)	D(A1)	D(A2)	D(A3)	D(A4)	operation
			Previ	Previ	Previ	Previ	Previ	Previ	Previ	Previo	
Stopped	Χ	X	ous	ous	ous	ous	ous	ous	ous	us	Clock Stop
			State	State	State	State	State	State	State	State	
1	Η	Н	Х	Х	Χ	Χ	H-Z	H-Z	H-Z	H-Z	No operation
							Dout	Dout	Dout	Dout	
1	L	Х	Х	Х	Χ	Х	at C	at /C	at C	at /C	Read
							(t+2)	(t+2)	(t+3)	(t+3)	
			Din at	Din at	Din at	Din at					
1	Н	L	K	/K	K	/K	Χ	Х	Х	Χ	Write
			(t+1)	(t+1)	(t+2)	(t+2)					


QDR supports DDR read and write operations through separate data output and input ports with the same cycle. Memory bandwidth is maximized as data can be transferred into and out of SRAM on every rising edge of K and /K. And totally independent read and write ports eliminate the need for high speed bus turn around.

Address for read and write are latched on alternate rising edges of the input clock K. Data inputs, data output, and all control signals are synchronized to the input clock (K or /K). Read data are referenced to echo clock (CQ or /CQ) outputs. Common address bus is used to access address both for read and write operations. The internal burst counter is fixed to 4-bit sequential for both read and write operations, requiring two full clock bus cycles. Any request that attempts to interrupt a burst operation in progress is ignored.

Synchronous pipeline read and late write enable high speed operations. Simple depth expansion is accomplished by using R and W for port selection.


Byte write operation is supported with BW0 and BW1 (BW2 and BW3) pins

QDRII+ Timing Waveforms (Burst Length =4)



7. Clocks

For QDR/QDRII/QDRII+ models provided by Cadence for Palladium, We usually don't care about the time delay and the internal DLL for phase adjustment, so the K, C and CQ signals are exactly the same, so do the /K, /C and /CQ.



8. Compile and Emulation

The model is provided as a protected RTL file(s) (*.vp). The file(s) need to be synthesized prior to the back-end Palladium compile. An example of the command for compilation (including synthesis) of this model in the IXCOM flow is shown below.

The script below shows two example for Palladium classic ICE synthesis:

```
1)
hdlInputFile k7q161862b.vp
hdlImport -full -2001 -l qtref
hdlOutputFile -add -f verilog k7q161862b.vg
```

```
hdlSynthesize -memory -keepVhdlCase -keepRtlSymbol -keepAllFlipFlop
k7q161862b
.....

2)
vavlog jedec_wideio_1gb_128bit_4ch_1rank.vp

vaelab -keepRtlSymbol -keepAllFlipFlop -outputVlog k7q161862b.vg
k7q161862b
.....
```

NOTE: It is common for Palladium flows to require –keepallFlipFlop since it removes optimizations that are in place by default. For example, without –keepAllFlipFlop, HDL-ICE can remove flops with constant inputs and merge equivalent FF. The picture above is modified a bit when ICE ATB mode (–atb) is used since then a constant input FF is only optimized out when there is no initial value for it or the initial value is the same as the constant input value.

It is also common for Palladium flows to require –keepRtlSymbol. This option enables the HDL Compiler to keep original VHDL RTL symbols, such as ".", whenever possible. In other words, it maps VHDL RTL signal name a.b to the netlist entry, \a.b. Without this modifier, the signal name would otherwise be converted to a_b in the netlist.

If the recommended compile script includes the aforementioned options, the user must include them to avoid affecting functionality of the design.

Revision History

The following table shows the revision history for this document

Date	Version	Revision
July 2010	1.0	Initial version
June 2011	1.1	Updated with "Related Documents" information
July 2014	1.2	Repaired doc title property. Added revision history. Updated legal.
September 2014	1.3	Remove version from UG file name. Update UXE / IXE documentation reference titles.
November 2014	1.4	Remove emulation capacity info. Update related publications list.
July 2015	1.5	Update Cadence naming on front page
September 2015	1.6	Add compile and emulation section
January 2016	1.7	Update for Palladium-Z1 and VXE
July 2016	1.8	Remove hyphen in Palladium naming
January 2018	1.9	Modify header and footer
July 2018	2.0	Update for new utility library