



**Hardware System Verification (HSV)
Vertical Solutions Engineering (VSE)**

**DFI PHY 4.0
Palladium Memory Model
User Guide**

Document Version: 3.3

Document Date: July 2018

Copyright © 2014-2018 Cadence Design Systems, Inc. All rights reserved.
Cadence Design Systems, Inc. (Cadence), 2655 Seely Ave., San Jose, CA 95134, USA.

Trademarks: Trademarks and service marks of Cadence Design Systems, Inc. contained in this document are attributed to Cadence with the appropriate symbol. For queries regarding Cadence's trademarks, contact the corporate legal department at the address shown above or call 800.862.4522. All other trademarks are the property of their respective holders.

Restricted Permission: This publication is protected by copyright law and international treaties and contains trade secrets and proprietary information owned by Cadence. Unauthorized reproduction or distribution of this publication, or any portion of it, may result in civil and criminal penalties. Except as specified in this permission statement, this publication may not be copied, reproduced, modified, published, uploaded, posted, transmitted, or distributed in any way, without prior written permission from Cadence. Unless otherwise agreed to by Cadence in writing, this statement grants Cadence customers permission to print one (1) hard copy of this publication subject to the following conditions:

1. The publication may be used only in accordance with a written agreement between Cadence and its customer.
2. The publication may not be modified in any way.
3. Any authorized copy of the publication or portion thereof must include all original copyright, trademark, and other proprietary notices and this permission statement.
4. The information contained in this document cannot be used in the development of like products or software, whether for internal or external use, and shall not be used for the benefit of any other party, whether or not for consideration.

Disclaimer: Information in this publication is subject to change without notice and does not represent a commitment on the part of Cadence. Except as may be explicitly set forth in such agreement, Cadence does not make, and expressly disclaims, any representations or warranties as to the completeness, accuracy or usefulness of the information contained in this document. Cadence does not warrant that use of such information will not infringe any third party rights, nor does Cadence assume any liability for damages or costs of any kind that may result from use of such information.

Restricted Rights: Use, duplication, or disclosure by the Government is subject to restrictions as set forth in FAR52.227-14 and DFAR252.227-7013 et seq. or its successor.

Contents

| | |
|--|-------------------------------------|
| LIST OF FIGURES..... | 4 |
| LIST OF TABLES..... | 4 |
| GENERAL INFORMATION..... | 5 |
| 1.1 RELATED PUBLICATIONS | 5 |
| DFI PHY MODEL..... | 6 |
| 1. INTRODUCTION..... | 6 |
| 2. MODEL RELEASE LEVELS..... | 7 |
| 3. DFI PHY MODEL OVERVIEW..... | 8 |
| 4. DFI PHY MODEL CONFIGURATION..... | 10 |
| 4.1 Overview of User adjustable Parameters and Non Adjustable Localparam | 10 |
| 4.2 Optional Verilog Macro Defines | 14 |
| 4.3 Setting Verilog Macros with Verilog define..... | 14 |
| 4.4 Automatically Defined Verilog Macros | 14 |
| 4.5 DFI Clocks..... | 15 |
| 4.6 Parameter t_ctrl_delay..... | 16 |
| 4.7 Parameter t_phy_wrdata | 17 |
| 4.8 Parameter t_wrlat_adj..... | 19 |
| 4.9 Parameter t_rddata_en_adj..... | 21 |
| 4.10 Adjusting the Relationship Between dfi_rddata_en and dfi_rddata_valid (t_phy_rdlat) | 22 |
| 4.11 Parameter mem_data_bits..... | 23 |
| 4.12 Parameter dfi_addr_bits..... | 23 |
| 4.13 Parameter dfi_bank_addr_width..... | 23 |
| 4.14 Parameter dfi_bg_addr_width..... | 23 |
| 4.15 Parameter dfi_cid_width | 23 |
| 4.16 Parameter dfi_cs_width..... | 23 |
| 4.17 Parameter mem_ca_bits | 23 |
| 4.18 Initialization of the PHY..... | 23 |
| 4.19 Modifying Timing Parameters at Runtime..... | 24 |
| 5. MODEL BLOCK DIAGRAM | 24 |
| 5.1 Interface of Memory Controller Port..... | 24 |
| 5.2 Interface of Memory Device Port | 26 |
| 5.3 Frequency Ratio and Port Suffixes | 29 |
| 4.4 Example Instantiation of a DFI PHY model | 30 |
| 6. PHASE 0/1 ALIGNMENT SPECIAL CASE | 33 |
| 7. PHY REGISTER INTERFACE ON CADENCE DFI PHY | 35 |
| 8. LIMITATIONS | 35 |
| 9. EMULATION..... | 35 |
| 9.1 Manual Configuring of DDRx/LPDDRx..... | Error! Bookmark not defined. |
| 10. REVISION HISTORY | 38 |
| APPENDIX A: PARAMETERS FOR A 1:2 FREQUENCY RATIO SYSTEM..... | 40 |
| 1. Parameter t_ctrl_delay..... | 41 |
| 2. Parameter t_phy_wrdata | 43 |
| 3. Parameter t_wrlat_adj..... | 44 |
| 4. Parameter t_rddata_en_adj..... | 46 |
| 5. Other Interface Parameters | 48 |
| 6. Example of finding start/end point of measuring..... | 48 |

List of Figures

| | |
|--|----|
| Figure 1: Block Diagram of Controller, DFI PHY, and DDR3 Memory..... | 9 |
| Figure 2: Clocking For a 1:2 Frequency Ratio System..... | 15 |
| Figure 3: Clocking For a 1:4 Frequency Ratio System..... | 16 |
| Figure 4: Parameter t_ctrl_delay Waveform..... | 17 |
| Figure 5: Parameter t_phy_wrdata Waveform..... | 18 |
| Figure 6: Parameter t_wrlat_adj Waveform..... | 20 |
| Figure 7: Parameter t_rddata_en_adj Waveform | 22 |
| Figure 8: Memory Controller Port to PHY Interface | 25 |
| Figure 9: DFI PHY to MMP DDRx/LPDDRx Interface | 26 |
| Figure 10: Example Instantiation of a DFI PHY Model Configured for DDR4..... | 32 |
| Figure 11: Example Phase Adjustment for Read Operation | 34 |
| Figure 12: Clocking for 1:2 Frequency Ratio System | 40 |
| Figure 13: Parameter t_ctrl_delay Waveform in 1:2 System..... | 42 |
| Figure 14: Parameter t_phy_wrdata Waveform in 1:2 System | 43 |
| Figure 15: Parameter t_wrlat_adj Waveform in 1:2 System..... | 45 |
| Figure 16: Parameter t_rddata_en_adj Waveform in 1:2 System | 47 |

List of Tables

| | |
|---|----|
| Table 1: DFI PHY Model User Adjustable Parameters Per Memory Model..... | 10 |
| Table 2: Description of DFI PHY Model User Adjustable Parameters | 11 |
| Table 3: DFI PHY Model Visible Localparams | 13 |
| Table 4: DFI PHY Optional Verilog Defines | 14 |
| Table 5: Clock Names in Different Environments..... | 15 |
| Table 6: DFI PHY to MMP DDRx / LPDDRx Signal Connections Required | 27 |
| Table 7: dfi_freq_ratio Input Port Settings | 29 |
| Table 8: Writeable Mode Register / Configuration Register Info..... | 36 |

General Information

The Cadence Memory Model Portfolio provides memory device models for the Cadence Palladium XP, Palladium XP II and Palladium Z1 series systems. Optimizing the acceleration and/or emulation flow on these platforms for MMP memory models may require information outside the scope of the MMP user guides and related MMP documentation.

1.1 Related Publications

For basic information regarding emulation and acceleration, please refer to the following documents:

For Palladium XP and Palladium XP II:

- UXE User Guide
- UXE Library Developer's Guide
- UXE Known Problems and Solutions
- UXE Command Reference Manual
- Palladium XP Planning and Installation Guide
- Palladium Target System Developer's Guide
- What's New in UXE

For Palladium Z1:

- VXE User Guide
- VXE Library Developer's Guide
- VXE Known Problems and Solutions
- VXE Command Reference Manual
- Palladium Z1 Planning and Installation Guide
- Palladium Target System Developer's Guide
- What's New in VXE

DFI PHY Model

1. Introduction

The Cadence Palladium DFI PHY model and wrappers are based on the DFI 4.0 Specification (July 20, 2017).

The Palladium DFI PHY models are designed to work with Cadence Palladium memory models. They are not intended to be used for other forms of verification like simulation.

The models only support MC-initiated update. PHY-initiated update is not supported. The training interface is not supported. The models support several types (DDR/DDR2/DDR3/DDR4/Mobile DDR (LPDDR) /LPDDR2/LPDDR3/LPDDR4) of memory device models.

The model is configurable; it can be configured to meet a range of customer design requirements. Please follow the configuration instructions in the following sections of this User Guide.

2. Model Release Levels

All models in the Memory Model Portfolio are graded with a release level. This release level informs users of the current maturity and status of the model. All families in the library are graded at one of these levels.

The different levels give an overall indication of the amount of testing, level of quality and feature availability in the model. For details on supported features check the User Guide for that particular model family.

There are three release levels for models in the MMP release.

| Release Level | | Model Status | Available in Release | Listed in Catalog | Requires Beta Agreement |
|--------------------|----|--|----------------------|-------------------|-------------------------|
| Mainstream Release | MR | Fully released and available in the catalog for all customers to use. | Yes | Yes | No |
| Emerging Release | ER | Model has successfully completed Beta engagement(s). Most, but not all features have been tested. Documentation is available. | No | Yes | Yes |
| Initial Release | IR | Model has completed initial development and has been released to Beta customer(s). The model may have missing features, may not be fully tested and may not have documentation. Model may contain defects. | No | Yes | Yes |

Access to Initial Release and Emerging Release versions of the models will require a Beta Agreement to be signed before the model can be delivered.

3. DFI PHY Model Overview

Almost all designs today contain high speed memory interfaces. These are now typically serviced by memory controller IP from a third party. The memory controller IP has two parts, the controller itself and the PHY. The DFI PHY protocol is an open PHY interface protocol that allows controllers and PHYs to interoperate.

Typically the implementation netlist of the PHY contains higher speed clocks, PLLs or DLLs, and other high speed PHY structures that are either problematic to compile for Palladium or impact the overall performance of the Palladium environment. The Cadence Palladium DFI PHY model is a generic, cycle accurate model that is intended to replace the implementation PHY in the customer's Palladium environment. This Palladium DFI PHY model allows customers to perform system level testing of their design including the memory controller interface. It is not intended to be used for memory controller or PHY verification.

The Palladium DFI PHY model is not based on any implementation PHY from Cadence or from other third parties.

It is strongly recommended that prior to starting to integrate the Palladium DFI PHY model the customer first become familiar with the DFI protocol and appropriate DDR memory protocols as well as reviewing in detail the simulation results of their DFI PHY simulation model.

The current structure for the MMP DFI PHY model comprises one protected netlist (*.vp) for the core named dfiphy_pd.vp and a set of 8 wrappers, one for each of the supported memory models (DDR_x, LPDDR_x) named dfiphy_<model>.v, and from which the user should select that which is required.

The figure below (Figure 1: Block Diagram of Controller, DFI PHY, and DDR3 Memory) shows an overall block diagram of a controller and DFI PHY along with a two rank DDR3. The DDR3 is used as an example throughout this document to clarify interface and timing information.

DFI PHY 4.0 Palladium Memory Model




Figure 1: Block Diagram of Controller, DFI PHY, and DDR3 Memory

4. DFI PHY Model Configuration

All parameters and configurations of the DFI PHY model are controlled in the model using Verilog parameters or defines. The following sections provide an overview of the user adjustable parameters, the exposed localparams, and the Verilog defines and then treat each adjustable parameter and define in more detail. Some additional configuration information and signals in the model are exposed for debugging purposes. It is not an intent, however, of this section to describe all exposed information.

4.1 Overview of User adjustable Parameters and Non Adjustable Localparam

The following tables provide details on the **user adjustable** parameters for the Palladium DFI PHY Memory Model. These parameters may be modified when instantiating a DFI PHY wrapper. Additional information about derived but non adjustable localparams that are exposed for debugging purposes is also considered below.

The wrappers for these memory models (DDR_x, LPDDR_x) vary as to which user adjustable parameters are required. Table 1: DFI PHY Model User Adjustable Parameters Per Memory Model shows which memory models require which user adjustable parameters.

Table 2: Description of DFI PHY Model User Adjustable **Parameters** lists and describes all of the parameters used by the Palladium DFI PHY model.

Additional description and critical details for these parameters are provided in user guide sections below these tables.

Table 1: DFI PHY Model User Adjustable Parameters Per Memory Model

| User Adjustable Parameter | DDR | DDR2 | DDR3 | DDR4 | MOBILE DDR | LPDDR2 | LPDDR3 | LPDDR4 |
|----------------------------|-----|------|------|------|------------|--------|--------|--------|
| t_ctrl_delay | √ | √ | √ | √ | √ | √ | √ | √ |
| t_phy_wrdata | √ | √ | √ | √ | √ | √ | √ | √ |
| t_wrlat_adj | √ | √ | √ | √ | √ | √ | √ | √ |
| t_rddata_en_adj | √ | √ | √ | √ | √ | √ | √ | √ |
| mem_data_bits | √ | √ | √ | √ | √ | √ | √ | √ |
| dfi_addr_bits | √ | √ | √ | √ | √ | √ | √ | √ |
| dfi_bank_addr_width | √ | √ | √ | √ | √ | | | |
| dfi_bg_addr_width | | | | √ | | | | |
| dfi_cid_width | | | | √ | | | | |
| dfi_cs_width | √ | √ | √ | √ | √ | √ | √ | √ |
| mem_ca_bits | | | | | | √ | √ | √ |
| t_shift_p1_adjust_delay | √ | √ | √ | √ | √ | √ | √ | √ |
| t_shift_p1_adjust_delay_wr | √ | √ | √ | √ | √ | √ | √ | √ |
| dfi_data_bit_enable | √ | √ | √ | √ | √ | √ | √ | √ |

Table 2: Description of DFI PHY Model User Adjustable Parameters

| User Adjustable Parameter | Default Value | Description |
|----------------------------|---------------------------------|--|
| t_ctrl_delay | 2 | Delay from DFI interface control to memory interface control, measured in DFI clock cycles |
| t_phy_wrddata | 1 | Delay from wrdata_en assert until first wrdata value, measured in PHY clock cycles |
| t_wrlat_adj | 0 | Adjustment between PD model and DUT PHY write latency, measured in PHY clock cycles |
| t_rddata_en_adj | 0 | Adjustment between PD model and DUT PHY read latency, measured in PHY clock cycles |
| mem_data_bits | 72 | Memory device interface data bits |
| dfi_addr_bits | 12 | Memory controller interface port address bits |
| dfi_bank_addr_width | 3 | Memory controller interface port bank address bits |
| dfi_bg_addr_width | 2 | Memory controller interface port bank group bits, required for DDR4 |
| dfi_cid_width | 3 | Memory controller interface port CID bits, required for DDR4 |
| dfi_cs_width | 4 | Memory controller interface port chip select signal bits |
| mem_ca_bits | 6 | Memory device interface port command and address bits(used only for LPDDR2 / LPDDR3 / LPDDR4) See Section "Parameter mem_ca_bits" |
| mem_data_byte_width | 8 | Width of a byte. Set to 4 when x4 data width |
| t_shift_p1_adjust_delay | 3 | Adjustment used when ADJUST_P1 define is set for read data path |
| t_shift_p1_adjust_delay_wr | 3 | Adjustment used when ADJUST_P1 define is set for write data path |
| dfi_data_bit_enable | {{(mem_data_bits*2) {1'b1}}} | Valid data bits for data bus |
| t_lp_resp | 7 | Specifies the maximum number of DFI clock cycles after the assertion of the dfi_lp_ctrl_req or dfi_lp_data_req signal to the assertion of the dfi_lp_ack signal. Max value of this parameter is 7 and it is recommended to fix it to 7. |
| t_lp_wakeup | 16 | Specifies the REAL number of DFI clock cycles that the dfi_lp_ack signal remain asserted after the |

DFI PHY 4.0 Palladium Memory Model

| | | |
|--|--|---|
| | | de-assertion of the dfi_lp_ctrl_req or dfi_lp_data_req signal. ^{1*} |
|--|--|---|

Note 1: Since the wakeup time is fixed by parameter `t_lp_wakeup`, the value sent on port “`dfi_lp_wakeup`” only indicates maximum wakeup time. Cadence DFI model ignores the value on “`dfi_lp_wakeup`”.

DFI PHY 4.0 Palladium Memory Model

The following table lists some of the exposed localparams made visible for debug purposes and which are NOT user adjustable. Many of these localparams are derived from or dependent upon user adjustable parameters listed above.

Table 3: DFI PHY Model Visible Localparams

| Localparam | Default Value | Description |
|-----------------------------------|---------------|---|
| t_data_path_delay | 2 | = t_ctrl_delay |
| t_ctrl_delay_max | 16 | Max value of timing parameter t_ctrl_delay |
| t_phy_wrddata_max | 32 | Max value of timing parameter t_phy_wrddata |
| t_wrlat_adj_max | 32 | Max value of timing parameter t_wrlat_adj |
| t_rddata_en_adj_max | 32 | Max value of timing parameter t_rddata_en_adj |
| t_p1_adjust_max_wr | 24 | Max value of timing parameter t_shift_p1_adjust_delay |
| t_p1_adjust_max | 24 | Max value of timing parameter t_shift_p1_adjust_delay_wr |
| dfi_data_bits | 144 | mem_data_bits*2 |
| dfi_num_bytes | 2 | mem_num_bytes*2 |
| t_rd_en_max | $2*4+0+1 = 9$ | Determine the max size of a delay buffer which is used to delay dfi_rddata_en; sets relevant shift register to the max length for 1:4 mode. $t_data_path_delay*4+t_rddata_en_adj+1;$ |
| phy_dbi_mode | 0 | Determines which device generates DBI and inverts the data; PD model only supports phy_dbi_mode=0(MC perform DBI operation) |
| t_phy_wrdelay | 0 | Delay for frequency ratio systems. In DFI 3.1 and later this must always be 0. Not adjustable in DFI PHY 4.0. |
| For delay wr_en and wrdata | | |
| t_dq_max | $2*4+0+0 = 8$ | $t_data_path_delay*4+t_wrlat_adj+t_phy_wrdelay$ |
| t_dqoe_max | $8+1 = 9$ | $t_dq_max+t_phy_wrdata$ |
| t_dq | $0+0 = 0$ | $t_wrlat_adj+t_phy_wrdelay$ |
| t_dqoe | $0+1 = 1$ | $t_dq+t_phy_wrdata$ |

Note that there may be additional exposed localparams and information in the model HDL that are not described here nor intended to be described here.

4.2 Optional Verilog Macro Defines

The following table lists the optional Verilog macro defines the user may want to consider.

Table 4: DFI PHY Optional Verilog Defines

| `define Macro Purpose | Optional Verilog `define Values |
|--|--|
| DFI initialization sequence support; define when controller does not support initialization interface. See section “Initialization of the PHY” | MMP_NO_DFI_INIT_START |
| Phase alignment support; define to enable Palladium DFI PHY to handle phase alignment. See section “Phase 0/1 alignment special case” | MMP_DFI_ADJUST_P1 |
| Some users have a specific requirement to adjust tphy_rdlat. Before setting a value on tphy_rdlat, this user MUST define this macro. See section 3.10 | MMP_DFI_ADJUST_TPHY_RDLAT |

4.3 Setting Verilog Macros with Verilog `define

Configuration of the DFI PHY model supports several optional Verilog defines. The supported defines are shown in Table 5: DFI PHY Optional Verilog Defines.

A Verilog define requires that a condition/configuration be defined by passing a value to a Verilog *`define* macro with the correct string. This define operation should be located in the user’s runtime script; there is no need for the user to modify the model code to effect this definition.

Below is an example of such a command for the irun flow where MMP_DFI_ADJUST_P1 is the user’s selected define value.:

```
irun      -64bit -c -sv \
          ./dfiphy_pd.vp \
          ./dfiphy_ddr4.v \
          ./ddr4_pd.vp \
          ./tb_top.v
          -define MMP_DFI_ADJUST_P1 \
          .....
```

4.4 Automatically Defined Verilog Macros

Each of the MMP DFI PHY wrappers defines a Verilog macro that sets the memory type and that macro definition is used in the DFI PHY core model. The user is not expected to need to be aware of this *`define* and should not modify it. The values are one of : MMP_DFI_DDR | MMP_DFI_DDR2 | MMP_DFI_DDR3 | MMP_DFI_DDR4 | MMP_DFI_MOBILE_DDR | MMP_DFI_LPDDR2 | MMP_DFI_LPDDR3 | MMP_DFI_LPDDR4.

DFI PHY 4.0 Palladium Memory Model

Verilog macros are in general compile order dependent, therefore users must either pay strict attention to following the compile order shown in section 8 “Emulation” OR take the approach of defining the Verilog macro using a command line compile definition.

4.5 DFI Clocks

In the following sections that cover the timing parameter settings for the Palladium DFI PHY model, the time units used are either DFI clock or DFI PHY clock. DFI clock refers to the clock used for the DFI interface signals. DFI PHY clock refers to the memory interface signals and is used in specifying many timing parameters in DFI model. The names used in MMP DFI model, Denali DFI IP and spec are listed in the table below.

Table 5: Clock Names in Different Environments

| DFI Specification | MMP DFI Model | Cadence DFI IP |
|-------------------|---------------|----------------|
| DFI clock | DFI_CLK | dfi_clk |
| DFI PHY clock | PHY_CLK | clk |

In a 1:1 frequency ratio system DFI clock and DFI PHY clock are the same frequency and phase aligned. In a 1:2 frequency ratio system DFI PHY clock is 2x faster than DFI clock and similarly in a 1:4 frequency ratio system DFI PHY clock is 4x faster than DFI clock. The figures below show clocking for a 1:2 frequency ratio system and a 1:4 frequency ratio system.




Figure 2: Clocking For a 1:2 Frequency Ratio System

DFI PHY 4.0 Palladium Memory Model




Figure 3: Clocking For a 1:4 Frequency Ratio System

The parameter calculations in the directly following sections are for a 1:1 frequency ratio system that includes a DDR3 memory.

4.6 Parameter `t_ctrl_delay`

This parameter defines the number of clock cycles delay through the DFI PHY for the control path signals in units of *DFI clock* (*DFI_CLK*) cycles. This is described in Section 4.2 of the Preliminary DFI (DDR PHY Interface) 3.1 Specification (19 May 2012). The following waveform (Figure 4: Parameter `t_ctrl_delay` Waveform) shows `t_ctrl_delay` value of 3. As the delay is measured in DFI clocks and not *DFI PHY* (*PHY_CLK*) clocks it is possible that `t_ctrl_delay` is a fraction of a *DFI clock* (*DFI_CLK*). In this case round the value up.

DFI PHY 4.0 Palladium Memory Model




Figure 4: Parameter t_{ctrl_delay} Waveform

4.7 Parameter t_{phy_wrdata}

This parameter defines the delay from the `dfi_wrdata_en` being asserted to the first valid data values on the `dfi_wrdata` bus in units of *DFI PHY (PHY_CLK)* clocks. This is described in Section 4.4 of the Preliminary DFI (DDR PHY Interface) 3.1 Specification (19 May 2012). The following waveform (Figure 5: Parameter t_{phy_wrdata} Waveform) shows a t_{phy_wrdata} value of 3 for a 1:1 frequency ratio system.

DFI PHY 4.0 Palladium Memory Model

Note that when reviewing the simulation waveforms it is important to correctly determine when the first valid data occurs. It is possible that the controller can send valid data with the value of zero.




Figure 5: Parameter t_phy_wrddata Waveform

4.8 Parameter t_wrlat_adj

This parameter is used to adjust the DFI PHY parameter t_phy_wrlat . The DFI PHY parameter t_phy_wrlat defines the number of *DFI PHY (PHY_CLK)* clock cycles delay between the write command on the DFI interface and the assertion of the dfi_wrdata_en signal. This is described in Section 4.4 of the Preliminary DFI (DDR PHY Interface) 3.1 Specification (19 May 2012).

The Cadence Palladium DFI PHY model has an internal write latency itself, which varies based on protocol. This may need to be adjusted to match the latency of the users DFI PHY. The parameter t_wrlat_adj is used for this purpose. The internal write latency of the DFI PHY model is calculated as follows:

```
DDR/Mobile_DDR:    t_pd_wrlat = 1 - t_phy_wrlat
DDR2/3/4:          t_pd_wrlat = WL - t_phy_wrlat
DDR4 RDIMM:        t_pd_wrlat = WL - t_phy_wrlat
LPDDR2/3:          t_pd_wrlat = WL + tDQSS - t_phy_wrlat
LPDDR4:            t_pd_wrlat = WL + tDQSS + tDQSS_half - t_phy_wrlat
```

Note: WL above refers to the DDR or LPDDR memory Write Latency.

- Write Latency for DDR and Mobile_DDR (LPDDR) is just the CL value (CAS Latency).
- Write Latency for DDR2 is defined as $RL - 1$ (Read Latency -1) where read latency is the sum of the CL (CAS Latency) and AL (Additive Latency) i.e. $RL=AL+CL$.
- Write Latency for DDR3 is the sum of CWL (CAS Write Latency) and AL (Additive Latency) i.e. $WL=AL + CWL$.
- Write Latency for DDR4 is the sum of CL (CAS Latency) and AL (Additive Latency) and Parity Latency i.e. $WL=AL + CWL + PL$.
- For LPDDR2/3/4 WL is directly defined. The default value of tDQSS is 1 for LPDDR2/3; by default, the tDQSS=1 and tDQSS_half=0 for LPDDR4.
- For DDR4 RDIMM, if the WL value from mode registers setting is not equal to the real WL from write operation, use the WL value from write operation for this formula calculation.

These latency settings are controlled by Mode Registers in the memory device and are set by the memory controller during initialization.

Please refer to JEDEC specification for more information.

The parameter t_wrlat_adj is the difference between the actual PHY t_wrlat parameter and the Palladium DFI PHY model t_wrlat parameter.

In the following waveform (Figure 6: Parameter t_wrlat_adj Waveform), showing DDR3, the WL is 5 (Green markers), the t_phy_wrlat is 1 (Red markers). From the waveform the t_phy_wrlat is 3 (Blue markers). Therefore the t_wrlat_adj is 1.

This example:

$$WL = 5$$

$$t_phy_wrlat = 1$$

$$t_pd_wrlat = WL - t_phy_wrlat = 5 - 1 = 4$$

DFI PHY 4.0 Palladium Memory Model

$$t_{\text{wrlat_adj}} = t_{\text{pd_wrlat}} - t_{\text{phy_wrlat}} = 4 - 3 = 1$$




Figure 6: Parameter $t_{\text{wrlat_adj}}$ Waveform

4.9 Parameter `t_rddata_en_adj`

This parameter is used to adjust the DFI PHY parameter `t_rddata_en`. The DFI PHY parameter `t_rddata_en` defines the number of *DFI PHY (PHY_CLK)* clock cycles delay between the read command on the DFI interface and the assertion of the `dfi_rddata_en` signal. This is described in Section 4.5 of the Preliminary DFI (DDR PHY Interface) 3.1 Specification (19 May 2012).

The Cadence Palladium DFI PHY model has an internal read latency itself, which varies based on protocol. This may need to be adjusted to match the latency of the users DFI PHY. The parameter `t_rddata_en_adj` is used for this purpose. The internal read latency of the DFI PHY model is calculated as follows:

```
DDR/Mobile_DDR:    t_pd_rddata_en = CL
DDR2/3/4:          t_pd_rddata_en = RL
DDR4 RDIMM:        t_pd_rddata_en = RL
LPDDR2/3:          t_pd_rddata_en = RL + 1 + t_DQSCK
LPDDR4:            t_pd_rddata_en = RL + tDQSCK + tDQSCK_half
```

Note: The default value of `t_DQSCK` in the Cadence Palladium LPDDR2/3 model is 1. By default, `tDQSCK=1` and `tDQSCK_half=1` in LPDDR4 model.

Note: CL above refers to the DDR memory CAS Latency. Latency settings are controlled by Mode Registers in the memory device and are set by the memory controller during initialization. Please refer to JEDEC specification for more information.

Note: RL above refers to the DDR or LPDDR memory Read Latency.

- Read Latency for DDR and Mobile_DDR (LPDDR) is just the CL value (CAS Latency).
- Read Latency for DDR2/3 is the sum of CL (CAS Latency) and AL (Additive Latency) i.e. $RL=AL+CL$.
- Read Latency for DDR4 is the sum of CL (CAS Latency) and AL (Additive Latency) and Parity Latency i.e. $RL=AL+CL+PL$.
- For LPDDR2/3/4 RL is directly defined.
- For DDR4 RDIMM, if the RL value from mode registers setting is not equal to the real RL from read operation, use the RL value from read operation for this formula calculation.

The parameter `t_rddata_en_adj` is the difference between the actual PHY `t_rddata_en` parameter (`t_rddata_en`) and the Palladium DFI PHY model `t_pd_rddata_en` parameter.

In the following waveform (Figure 7: Parameter `t_rddata_en_adj` Waveform), showing DDR3, the RL is 7 (Blue markers). From the waveform the `t_rddata_en` is 6 (Red markers). Therefore the `t_rddata_en_adj` is 1.

DFI PHY 4.0 Palladium Memory Model




Figure 7: Parameter $t_{\text{rddata_en_adj}}$ Waveform

This example:

$$RL = 7$$

$$t_{\text{rddata_en}} = 6$$

$$t_{\text{pd_rddata_en}} = RL = 7$$

$$t_{\text{rddata_en_adj}} = t_{\text{pd_rddata_en}} - t_{\text{rddata_en}} = 7 - 6 = 1$$

4.10 Adjusting the Relationship Between dfi_rddata_en and dfi_rddata_valid ($t_{\text{phy_rdlat}}$)

The Palladium DFI PHY model does not provide a direct user controllable parameter for $t_{\text{phy_rdlat}}$ by default. The DFI PHY model determines this latency based on other system parameters. The equation to calculate the relationship is shown below. The value of $t_{\text{phy_rdlat}}$ here is based on DFI clock, not DFI PHY clock.

In 1:1 system

$$\text{pd_t_phy_rdlat} = t_{\text{ctrl_delay}} + t_{\text{rddata_en_adj}} + 3$$

In 1:2 system

$$\text{pd_t_phy_rdlat} = \text{Floor}((1 + t_{\text{ctrl_delay}} * 2 + t_{\text{rddata_en_adj}} + 4) / 2)$$

In 1:4 system

$$\text{pd_t_phy_rdlat} = \text{Floor}((1 + t_{\text{ctrl_delay}} * 4 + t_{\text{rddata_en_adj}} + 8) / 4)$$

Some users have the specific but rare requirement to adjust $t_{\text{phy_rdlat}}$ and these users need the following steps to set a definite desired value for $t_{\text{phy_rdlat}}$:

- Step1 -- Define MMP_DFI_ADJUST_TPHY_RDLAT
- Step2 – Use the keepNet option on xxx.dfiphy_lpddr4.MMP_DFIPHY.t_phy_rdlat_reg during compilation
- Step3 – Force xxx.dfiphy_lpddr4.MMP_DFIPHY.t_phy_rdlat_reg

There is a limitation that the forced value CANNOT be less than pd_t_phy_rdlat which is introduced above.

4.11 Parameter mem_data_bits

This parameter is used to define the width of the memory interface data bus.

4.12 Parameter dfi_addr_bits

This parameter is used to define the width of the DFI PHY interface address bus. If LPDDR2/3 is being used then this should be set to 20bits wide as the CA bus is DDR (double data rate) of 10bits. LPDDR4 uses a 6-bit SDR (single data rate) CA bus and consequently there is a direct mapping from CA[5:0] to dfi_address[5:0]

4.13 Parameter dfi_bank_addr_width

This parameter is used to define the width of the DFI PHY interface bank bus and is only required for the DDRx models.

4.14 Parameter dfi_bg_addr_width

This parameter is used to define the width of the DFI PHY interface bank group bus. It is only required for model DDR4.

4.15 Parameter dfi_cid_width

This parameter is used to define the width of the DFI PHY interface chip ID. The parameter is only required for DDR4.

4.16 Parameter dfi_cs_width

This parameter is used to define the width of the DFI PHY chip select bus.

4.17 Parameter mem_ca_bits

This parameter is used to define the width of the memory interface bus for LPDDR2/3/4 implementations. It is not used for DDRx models. This parameter should be set to 10bits for LPDDR2/3 and be set to 6bits for LPDDR4.

4.18 Initialization of the PHY

The DFI PHY model does not support any dynamic PHY initialization or PHY register programming interfaces that are specific to the implementation and not part of the DFI specification.

Although the DFI model does not require any initialization it does support the DFI initialization sequence.

If the memory controller uses this interface then two interface pins, dfi_init_start and dfi_init_complete, can be connected between the DFI PHY model and the controller.

If the memory controller does not support this interface then tie off the `dfi_init_start` input to the DFI PHY model to zero and also set the define below in the model RTL .

```
`define MMP_NO_DFI_INIT_START
```

4.19 Modifying Timing Parameters at Runtime

The following mechanism allows users to change the DFI PHY timing parameters at runtime without compiling the model again.

Step1. Users **must** add “keepNet” during compilation for all **SIX** of the parameters listed below. **Note that the registers shown below are named as “xxxx_reg”**. For example:

```
keepNet -add {TB.phy_mem0.phy_lpddr4.MMP_DFIPHY.t_ctrl_delay_reg }
keepNet -add {TB.phy_mem0.phy_lpddr4.MMP_DFIPHY.t_phy_wrddata_reg }
keepNet -add {TB.phy_mem0.phy_lpddr4.MMP_DFIPHY.t_wrlat_adj_reg }
keepNet -add {TB.phy_mem0.phy_lpddr4.MMP_DFIPHY.t_rddata_en_adj_reg }
keepNet -add {TB.phy_mem0.phy_lpddr4.MMP_DFIPHY.t_shift_p1_adjust_delay_reg }
keepNet -add {TB.phy_mem0.phy_lpddr4.MMP_DFIPHY.t_shift_p1_adjust_delay_wr_reg }
```

Step 2. After download and during runtime use the “force” command to change the values of timing parameters. For example:

```
force TB.phy_mem0.phy_lpddr4.MMP_DFIPHY.t_ctrl_delay_reg 2
force TB.phy_mem0.phy_lpddr4.MMP_DFIPHY.t_phy_wrddata_reg 1
force TB.phy_mem0.phy_lpddr4.MMP_DFIPHY.t_wrlat_adj_reg 2
force TB.phy_mem0.phy_lpddr4.MMP_DFIPHY.t_rddata_en_adj_reg 2
```

Note: There is another timing parameter `t_phy_rldat` which can also be changed during runtime. The ability to adjust this parameter is not needed by most users See section 3.10 for the details on this adjustment. For example:

```
keepNet -add {TB.phy_mem0.phy_lpddr4.MMP_DFIPHY.t_phy_rldat_reg }
force TB.phy_mem0.phy_lpddr4.MMP_DFIPHY.t_phy_rldat_reg 6
```

5. Model Block Diagram

5.1 Interface of Memory Controller Port


The interface of the Memory Controller Port to the PHY are shown below.

Users of DFIPHY 2.1 and 3.1 should note that the differences between these and 4.0 are very few. We recommend that this most recent model DFI PHY 4.0 be used going forward. These differences are as follows:

- Users moving from older DFI PHY specifications than v4.0 should notice that in DFI PHY v4.0 the `dfi_cs_n` signal was renamed to `dfi_cs` for all memories. The polarity of the signal is defined by the polarity of the corresponding memory signal.

DFI PHY 4.0 Palladium Memory Model

- In DFI PHY v4.0, the dfi_rddata_dbi_n signal is renamed dfi_rddata_dbi for all memories. The polarity of the signal is defined by the polarity of the corresponding memory signal.



1. Used by all DRAMs.
2. Optional suffix for frequency ratio systems.
3. Used with DDR4, DDR3, DDR2, DDR1 and LPDDR1 DRAMs.
4. Used with DDR4 DRAM only.
5. Used with DDR4, DDR3, DDR2 and LPDDR3 DRAMs.
6. Used with LPDDR2 DRAM only.
7. Dual-function signal. In DDR4 systems with write DBI enabled, the signal transforms from a mask to a write DBI signal.
8. Used with DDR4, DDR3, LPDDR3 and LPDDR2 DRAMs.
9. Used with DDR4, DDR3 and LPDDR3 DRAMs.
10. Used with LPDDR3 DRAMs only.
11. Used with DDR4 and DDR3 DRAMs.

Italicized text indicates that the phase/word/cycle is optional.

Figure 8: Memory Controller Port to PHY Interface

5.2 Interface of Memory Device Port

The interface between the DFI PHY and the MMP memory model – DDRx or LPDDRx — is shown below.




Figure 9: DFI PHY to MMP DDRx/LPDDRx Interface

The above diagram and the following table show the necessary groups of signals to connect between the DFI PHY model and the Cadence Palladium memory model. In the figure above there are common signals for all protocols, marked in GREEN, and other protocol-specific signals that are marked in BLUE and RED.

¹ The DFI PHY 4.0 specification clearly indicates that dfi_cs_n is renamed to dfi_cs for all the memories. But actually, even in its previous versions, the specifications did not clearly define the name of the output CS port of DFI which is connected to memory. MMP therefore named it MEM_CS_N. Since dfi_cs_n is renamed, we also renamed MEM_CS_N to MEM_CS. However, on the right side of this figure, the signal is CS or CS_N according to the memory type--only LPDDR4 uses CS, the other models use CS_N. This label indicates that the CS/CS_n signals sent by controller will not be reversed in the DFI PHY model. The DFI PHY just shifts the signals from controller.

DFI PHY 4.0 Palladium Memory Model

Table 6: DFI PHY to MMP DDRx / LPDDRx Signal Connections Required

| | DDR | DDR2 | DDR3 | DDR4 | MOBILE DDR | LPDD R2 | LPDDR 3 | LPDDR 4 |
|---|-----|------|------|------|---------------|------------|------------|------------|
| Ports Between Controller and PHY | | | | | | | | |
| DFI_CLK | √ | √ | √ | √ | √ | √ | √ | √ |
| PHY_CLK | √ | √ | √ | √ | √ | √ | √ | √ |
| RST_N | √ | √ | √ | √ | √ | √ | √ | √ |
| dfi_address_px | √ | √ | √ | √ | √ | √ | √ | √ |
| dfi_bank_px | √ | √ | √ | √ | √ | | | |
| dfi_ras_n_px | √ | √ | √ | √ | √ | | | |
| dfi_cas_n_px | √ | √ | √ | √ | √ | | | |
| dfi_we_n_px | √ | √ | √ | √ | √ | | | |
| dfi_cs_px | √ | √ | √ | √ | √ | √ | √ | √ |
| dfi_act_n_px | | | | √ | | | | |
| dfi_bg_px | | | | √ | | | | |
| dfi_cid_px | | | | √ | | | | |
| dfi_cke_px | √ | √ | √ | √ | √ | √ | √ | √ |
| dfi_odt_px | | √ | √ | √ | | | | |
| dfi_reset_n_px | | | √ | √ | | | | √ |
| dfi_wrddata_en_px | √ | √ | √ | √ | √ | √ | √ | √ |
| dfi_wrddata_px | √ | √ | √ | √ | √ | √ | √ | √ |
| dfi_wrddata_cs_n_px | √ | √ | √ | √ | √ | √ | √ | √ |
| dfi_wrddata_mask_px | √ | √ | √ | √ | √ | √ | √ | √ |
| dfi_rddata_en_px | √ | √ | √ | √ | √ | √ | √ | √ |
| dfi_rddata_wx | √ | √ | √ | √ | √ | √ | √ | √ |
| dfi_rddata_cs_n_px | √ | √ | √ | √ | √ | √ | √ | √ |
| dfi_rddata_valid_wx | √ | √ | √ | √ | √ | √ | √ | √ |
| dfi_rddata_dbi_wx | | | | √ | | | | √ |
| dfi_ctrlupd_req | √ | √ | √ | √ | √ | √ | √ | √ |
| dfi_ctrlupd_ack | √ | √ | √ | √ | √ | √ | √ | √ |
| dfi_dram_clk_disable | √ | √ | √ | √ | √ | √ | √ | √ |
| dfi_freq_ratio | √ | √ | √ | √ | √ | √ | √ | √ |
| dfi_init_complete | √ | √ | √ | √ | √ | √ | √ | √ |
| dfi_init_start | √ | √ | √ | √ | √ | √ | √ | √ |
| dfi_parity_in_px | √ | √ | √ | √ | √ | √ | √ | √ |
| dfi_alert_n_ax | | | | √ | | | | |
| dfi_lp_ctrl_req | √ | √ | √ | √ | √ | √ | √ | √ |
| dfi_lp_data_req | √ | √ | √ | √ | √ | √ | √ | √ |
| dfi_lp_wakeup | √ | √ | √ | √ | √ | √ | √ | √ |
| dfi_lp_ack | √ | √ | √ | √ | √ | √ | √ | √ |
| Ports Between PHY and Memory | | | | | | | | |
| MEM_DQ | √ | √ | √ | √ | √ | √ | √ | √ |
| MEM_DQS | √ | √ | √ | √ | √ | √ | √ | √ |
| MEM_CK | √ | √ | √ | √ | √ | √ | √ | √ |
| MEM_CK_N | √ | √ | √ | √ | √ | √ | √ | √ |
| MEM_CKE | √ | √ | √ | √ | √ | √ | √ | √ |
| MEM_CS | √ | √ | √ | √ | √ | √ | √ | √ |
| MEM_DM | √ | √ | √ | √ | √ | √ | √ | √ |
| MEM_PAR | √ | √ | √ | √ | √ | √ | √ | √ |

DFI PHY 4.0 Palladium Memory Model

| | | | | | | | | |
|-------------|---|---|---|---|---|---|---|---|
| MEM_RESET_N | | | √ | √ | | | | √ |
| MEM_ODT | | √ | √ | √ | | | | |
| MEM_DQS_N | | √ | √ | √ | | √ | √ | √ |
| MEM_RAS_N | √ | √ | √ | √ | √ | | | |
| MEM_BA | √ | √ | √ | √ | √ | | | |
| MEM_CAS_N | √ | √ | √ | √ | √ | | | |
| MEM_WE_N | √ | √ | √ | √ | √ | | | |
| MEM_ADDR | √ | √ | √ | √ | √ | | | |
| MEM_CA | | | | | | √ | √ | √ |
| MEM_BG | | | | √ | | | | |
| MEM_CID | | | | √ | | | | |
| MEM_ACT_N | | | | √ | | | | |
| MEM_ALERT_N | | | | √ | | | | |

5.3 Frequency Ratio and Port Suffixes

The DFI model supports all freq ratios: 1:1, 1:2 and 1:4. The dfi_freq_ratio input port on the DFI PHY model must be statically set to the correct frequency ratio for the design. From the DFI specification this is encoded as shown in the table below (Table 8: dfi_freq_ratio Input Port Settings).

Table 7: dfi_freq_ratio Input Port Settings

| dfi_freq_ratio | MC:PHY frequency ratio |
|----------------|------------------------|
| 2'b00 | 1:1 |
| 2'b01 | 1:2 |
| 2'b10 | 1:4 |
| 2'b11 | Reserved |

The DFI model ports are named with the frequency ratio naming style, so all appropriate ports that are affected by freq_ratio mode will have the _p0, _p1, _p2 and _p3 and _w0, _w1, _w2 and _w3 suffixes.

If a 1:1 frequency ratio is required then _p0 and _w0 ports should be connected to the memory controller.

For 1:2 systems _p0, _p1 and _w0, _w1 ports should be connected.

Finally, for 1:4 systems all four ports should be connected.

If the user's memory controller does not use the DFI specification naming convention and the memory controller uses freq ratio of 1:2 or 1:4, then some of the ports, like dfi_wrdata and dfi_rddata from the memory controller may be twice or four times as wide. In this case, the user should split the control and address signals into groups to connect to the appropriate _p0 and _p1 ports. For example, to connect dfi_address to the DFI PHY model connect the lower half to dfi_address_p0 and the upper half to dfi_address_p1, and so on. See below.

4.4 Example Instantiation of a DFI PHY model

The following (Figure 10: Example Instantiation of a DFI PHY Model Configured for DDR4) is an example of the instantiation of a DFI PHY model configured for DDR4 mode using freq ratio of 1:2.

```
// DDR PHY interface
dfiphy_dds4 #(
    .dfi_cs_width           (1),
    .dfi_addr_bits         (24),
    .dfi_bank_addr_width   (3),
    .mem_data_bits         (16),
    .t_ctrl_delay          (2),
    .t_phy_wrdats          (1),
    .t_wrlat_adj           (3),
    .t_rddats_en_adj       (2),
    .t_shift_p1_adjust_delay (0)
) DFI_0(
    .DFI_CLK                (MC_CLK),
    .PHY_CLK                (PHY_CLK),
    .RST_N                  (SYS_XRST),

    .dfi_bank_p0            ( dfi_bank[2:0] ), // Split Bank and other
    .dfi_cas_n_p0           ( dfi_cas_n[0] ), // bused signals across
    .dfi_ras_n_p0           ( dfi_ras_n[0] ), // p0 and p1 ports.
    .dfi_we_n_p0            ( dfi_we_n[0] ),
    .dfi_act_n_p0           ( dfi_act_n[0] ),
    .dfi_bank_p1           ( dfi_bank[5:3] ),
    .dfi_cas_n_p1           ( dfi_cas_n[1] ),
    .dfi_ras_n_p1           ( dfi_ras_n[1] ),
    .dfi_we_n_p1            ( dfi_we_n[1] ),
    .dfi_act_n_p1           ( dfi_act_n[1] ),
    .dfi_bank_p2            ( 3'b0 ), // Tie off unused PHY
    .dfi_cas_n_p2           ( 1'b1 ), // inputs to inactive
    .dfi_ras_n_p2           ( 1'b1 ), // state
    .dfi_we_n_p2            ( 1'b1 ),
    .dfi_act_n_p2           ( 1'b1 ),
    .dfi_bank_p3            ( 3'b0 ),
    .dfi_cas_n_p3           ( 1'b1 ),
    .dfi_ras_n_p3           ( 1'b1 ),
    .dfi_we_n_p3            ( 1'b1 ),
    .dfi_act_n_p3           ( 1'b1 ),

    .dfi_address_p0         ( dfi_address[23:0] ),
    .dfi_bg_p0              ( dfi_bg[1:0] ),
    .dfi_cke_p0             ( dfi_cke[0] ),
    .dfi_cs_p0              ( dfi_cs_n[0] ),
    .dfi_address_p1         ( dfi_address[47:24] ),
    .dfi_bg_p1              ( dfi_bg[3:2] ),
    .dfi_cke_p1             ( dfi_cke[1] ),
    .dfi_cs_p1              ( dfi_cs_n[1] ),
    .dfi_address_p2         ( 24'b0 ),
    .dfi_cke_p2             ( 1'b0 ),
    .dfi_cs_p2              ( 1'b1 ),
    .dfi_address_p3         ( 24'b0 ),
    .dfi_cke_p3             ( 1'b0 ),
    .dfi_cs_p3              ( 1'b1 ),

    .dfi_odt_p0             ( 1'b0 )
)
```

DFI PHY 4.0 Palladium Memory Model

```

.dfi_odt_p1          ( 1'b0          ),
.dfi_odt_p2          ( 1'b0          ),
.dfi_odt_p3          ( 1'b0          ),
.dfi_reset_n_p0      ( s_dfi_reset_n[0] ),
.dfi_reset_n_p1      ( s_dfi_reset_n[1] ),
.dfi_reset_n_p2      ( 1'b1          ),
.dfi_reset_n_p3      ( 1'b1          ),
.dfi_cid_p0           ( 3'b0          ),
.dfi_cid_p1           ( 3'b0          ),
.dfi_cid_p2           ( 3'b0          ),
.dfi_cid_p3           ( 3'b0          ),
.dfi_alert_n_a0       ( dfi_alert_n[0] ),
.dfi_alert_n_a1       ( dfi_alert_n[1] ),
.dfi_alert_n_a2       ( dfi_alert_n[2] ),
.dfi_alert_n_a3       ( dfi_alert_n[3] ),

.dfi_wrddata_p0       ( dfi_wrddata[31:0] ),
.dfi_wrddata_en_p0    ( dfi_wrddata_en[0] ),
.dfi_wrddata_mask_p0  ( dfi_wrddata_mask[1:0] ),
.dfi_wrddata_p1       ( dfi_wrddata[63:32] ),
.dfi_wrddata_en_p1    ( dfi_wrddata_en[1] ),
.dfi_wrddata_mask_p1  ( dfi_wrddata_mask[3:2] ),
.dfi_wrddata_p2       ( 32'b0          ),
.dfi_wrddata_en_p2    ( 1'b0          ),
.dfi_wrddata_mask_p2  ( 2'b0          ),
.dfi_wrddata_p3       ( 32'b0          ),
.dfi_wrddata_en_p3    ( 1'b0          ),
.dfi_wrddata_mask_p3  ( 2'b0          ),
.dfi_rddata_en_p0     ( s_dfi_rddata_en[0] ),
.dfi_rddata_w0        ( s_dfi_rddata[31:0] ),
.dfi_rddata_valid_w0  ( s_dfi_rddata_valid[0] ),
.dfi_rddata_dbi_w0    ( s_dfi_rddata_dbi_n[3:0] ),
.dfi_rddata_en_p1     ( s_dfi_rddata_en[1] ),
.dfi_rddata_w1        ( s_dfi_rddata[63:32] ),
.dfi_rddata_valid_w1  ( s_dfi_rddata_valid[1] ),
.dfi_rddata_dbi_w1    ( s_dfi_rddata_dbi_n[7:4] ),
.dfi_rddata_en_p2     ( 1'b0          ),
.dfi_rddata_w2        (           ), // Leave unused PHY
.dfi_rddata_valid_w2  (           ), // outputs floating
.dfi_rddata_dbi_w2    (           ),
.dfi_rddata_en_p3     ( 1'b0          ),
.dfi_rddata_w3        (           ),
.dfi_rddata_valid_w3  (           ),
.dfi_rddata_dbi_w3    (           ),

.dfi_ctrlupd_req      ( dfi_ctrlupd_req ),
.dfi_ctrlupd_ack      ( dfi_ctrlupd_ack ),

.dfi_dram_clk_disable ( dfi_dram_clk_disable ),
.dfi_init_complete    ( dfi_init_complete ),
.dfi_init_start        ( dfi_init_start ),
.dfi_freq_ratio        ( 2'b01          ),

.dfi_lp_ctrl_req      ( dfi_lp_ctrl_req ),
.dfi_lp_data_req      ( dfi_lp_data_req ),
.dfi_lp_wakeup        ( dfi_lp_wakeup ),
.dfi_lp_ack           ( dfi_lp_ack ),

.dfi_parity_in        ( dfi_parity_in ),

.MEM_DQ               ( dq[15:0]      ),
.MEM_DQS              ( dqs[1:0]      ),
.MEM_CK               ( clk           ),

```

DFI PHY 4.0 Palladium Memory Model

```
.MEM_CK_N          ( clk_n          ),
.MEM_CKE           ( cke            ),
.MEM_CS            ( cs_n           ),
.PAR_IN            ( par_in         ),
.MEM_RESET_N       ( reset_n        ),
.MEM_ODT           ( odt            ),
.MEM_DQS_N         ( dqs_n[1:0]     ],
.MEM_RAS_N         ( ras_n          ),
.MEM_ACT_N         ( act_n          ),
.MEM_BA            ( ba[2:0]        ),
.MEM_BG            ( bg[1:0]        ),
.MEM_CAS_N         ( cas_n          ),
.MEM_WE_N          ( we_n           ),
.MEM_ADDR          ( addr[13:0]     ],
.MEM_DM            ( dm[1:0]        ),
.MEM_ALERT_N       ( alert_n        )
);
```

Figure 10: Example Instantiation of a DFI PHY Model Configured for DDR4

For the LPDDR2 and LPDDR3 DFI PHY models, the dfi_address ports are 20 bits, where the lower 10 bits contain the rising edge CA value and the upper 10 bits contain the falling edge CA value. In a freq ratio 1:2 system where the controller has a single bus output, split this bus on the 20 bit boundary. For LPDDR4 DFI PHY model, the dfi_address port is 6 bits. In a freq ratio 1:2 system the controller needs to send commands both on phase0 and phase1 to align with the SDR CA bus.

Note that the control signals dfi_cas_n_pN, dfi_ras_pN and dfi_we_n_pN signal widths are fixed to one. Similarly dfi_rddata_en_pN and dfi_wrdata_en_pN signal widths are also fixed to one. For the case where the controller supports multiple data slices the user should connect slice bit 0 from the controller dfi_rddata_en_pN and dfi_wrdata_en_pN ports to the equivalent ports on the PHY.

6. Phase 0/1 alignment Special Case

In some PHY implementations a special case occurs for 1:2 frequency ratio systems where the PHY changes the `t_phy_wrlat` and `t_rddata_en` latencies to be different based on the phase of the command is issued. For example, the latency from a command on Phase 0 is '6' but the same latency is only '5' if the command is issued on Phase 1. This forces the `dfi_rddata_valid` for both phases and/or the `dfi_wrdata_en` for both phases to always be asserted together.

The user should first determine if this special case applies to their environment.

If the controller at hand is a Cadence controller, then this situation does not apply and no phase adjustment is needed. Let us look at an example for read data to understand why. If a user sets `t_rddata_en=6` with a Cadence controller, the latency between command (control signals) and `t_rddata_en` on both phases is the same value. So, whenever the user sends a read command on phase0 or on phase1, the model uses that same value to derive the related parameters. Therefore, the user should input the latency value in parameter calculations as *is*.

If controller is unknown or not a Cadence controller, then first measure the read and write latencies to see if each is the same value on phase0 and phase1. If the read latency is the same for phase0 and phase1 and the write latency is the same for phase0 and phase1, then use the read and write latency values in parameter calculations with no modification. If, however, either or both the read and write latencies on phase0 and phase1 are not the same, then configure the Palladium DFI PHY model to handle the case as follows:

- Use the phase0 read & write latency values in parameter calculations detailed above
- Set Verilog macro `MMP_DFI_ADJUST_P1`
- Set the corresponding special `t_shift_p1_adjust_delay` and/or `t_shift_p1_adjust_delay_wr` parameter(s).

As outlined above, the following Verilog macro should be defined to enable the phase adjust functionality. Note that this Verilog macro was named `ADJUST_P1` in older DFI PHY models.

```
`define MMP_DFI_ADJUST_P1
```

In order to support the phase adjust capability in the Palladium DFI PHY model, up to two additional parameters are required. These parameters are not part of the DFI specification. The parameters—`t_shift_p1_adjust_delay` and `t_shift_p1_adjust_delay_wr`—need to be set to align the enable and data signals for the reads and writes, respectively, when the `MMP_DFI_ADJUST_P1` mode is required. In some cases the enable and data signals for only one operation—read or write—requires adjustment. The equations for these parameters are shown below.

```
t_shift_p1_adjust_delay    = t_rddata_en - 2;
t_shift_p1_adjust_delay_wr = t_phy_wrlat - 1;
```

DFI PHY 4.0 Palladium Memory Model





Figure 11: Example Phase Adjustment for Read Operation

7. PHY Register Interface on Cadence DFI PHY

If the Palladium DFI PHY model is being used to replace the Cadence implementation DFI PHY on a customer design that is also using the Cadence memory controller IP then the PHY register interface needs to be tied off to avoid the memory controller waiting on the PHY update sequence and stalling completion of the initialization sequence.

To disable this interface the input port on the memory controller the signal `phy_reg_command_ready` needs to be tied high.

8. Limitations

1. DFI_CLK and PHY_CLK must be phase aligned on rising edge.
2. All DFI port signals from MC are required to be driven by registers referenced to a rising edge of the DFI clock and no delay.
3. The models only support MC-initiated update.
4. PHY-initiated update is not supported.
5. The training interface is not supported.
6. Signal “`dfi_data_dnv_wN`” for LPDDR2/3/4 is not supported.
7. Any PHY implementation specific interfaces are not supported.

9. Emulation

The Cadence Palladium DFI PHY models should only be used with Cadence Palladium memory device models.

The model is provided as protected RTL file(s). The files need to be synthesized prior to compiling for Palladium. An example of the command for compilation (including synthesis) and run of this model in IXCOM flow is shown below:

```
ixcom      -64bit +sv -ua \
           +dut+dfiphy_lpddr4 \
           ./dfiphy_lpddr4.v \
           ./dfiphy_pd.vp \
           ./lpddr4_pd.vp \
           ./tb_top.v \
           -incdir ../../../../utils/cdn_mmp_utils/sv \
           ../../../../utils/cdn_mmp_utils/sv/cdn_mmp_utils.sv \
           +define+MMP_NO_DFI_INIT_START \
           .....

xeDebug -64 --ncsim \
        -sv_lib ../../../../utils/cdn_mmp_utils/lib/64bit/libMMP_utils.so -- \
        -input auto_xedebug.tcl
```

The scripts below show two examples for Palladium classic ICE synthesis:

- 1) `hdlInputFile -add dfiphy_lpddr4.v`

DFI PHY 4.0 Palladium Memory Model

```
hdlInputFile -add dfiphy_pd.vp +define+MMP_NO_DFI_INIT_START
hdlInputFile -add lpddr4_pd.vp
hdlInputFile -add <user_top_level_model>.v
hdlImport -full -2001 -l qtref
hdlOutputFile -add -f Verilog <user_top_level_model>.vg
hdlSynthesize -memory -keepRtlSymbol -keepAllFlipFlop <user_top_level_model>
.....
```

2)

```
vavlog      dfiphy_lpddr4.v \
            dfiphy_pd.vp \
            lpddr4_pd.vp \
            <user_top_level_model>.v \
            -define MMP_NO_DFI_INIT_START \
            .....
vaelab      -keepRtlSymbol -keepAllFlipFlop -outputVlog
            <user_top_level_model>.vg <user_top_level_model>
```

- **Manual Configuring of this MMP Model Family**

This MMP model supports manual configuration by accompanying the model mode register or configuration register declarations with synthesis directives, such as `keep_net` directives, that instruct the compiler to ensure that the relevant nets remain available for runtime forcing. For a general description of this support please see the user guide in the MMP release with path and filename *docs/MMP_FAQ_for_All_Models.pdf*.

While MMP strongly recommends following protocol-based commands to configure MMP models, MMP recognizes that the design test environment may desire to trade off the risks inherent in streamlining or circumventing the initialization sequence part of the protocol in order to better support some testing environments.

The following table lists the internal register path and naming along with the specification or datasheet naming for model mode registers or configuration registers that are accompanied by `keep_net` synthesis directives in support of such manual configuration. ONLY writeable configuration registers or fields are supported thusly. Please read the relevant datasheet for details about individual register behavior and mapping to fields.

Table 8: Writeable Mode Register / Configuration Register Info

| Hierarchical RTL Naming for Writeable Configuration Related Registers & Signals | Specification or Vendor Datasheet Naming for Configuration Related Registers | Access |
|---|--|--------|
| <model_name>.t_ctrl_delay_reg | the register of parameter t_ctrl_delay | |
| <model_name>.t_phy_wrdata_reg | the register of parameter t_phy_wrdata | |
| <model_name>.t_wrlat_adj_reg | the register of parameter t_wrlat_adj | |
| <model_name>.t_rddata_en_adj_reg | the register of parameter t_rddata_en_adj | |

DFI PHY 4.0 Palladium Memory Model

| | | |
|---|--|--|
| <model_name>.t_shift_p1_adjust_delay_reg | the register of parameter t_shift_p1_adjust_delay | |
| <model_name>.t_shift_p1_adjust_delay_wr_reg | the register of parameter t_shift_p1_adjust_delay_wr | |
| <model_name>.t_phy_rdlat_reg | the register of parameter t_phy_rdlat | |

10. Revision History

The following table shows the revision history for this document

| Date | Version | Revision |
|----------------|---------|---|
| June 2014 | 1.0 | Initial release – Copied over from DFI 3.1 User Guide (v1.3) and updated |
| July 2014 | 1.1 | Separate defines & params in table; add info re defines. Repaired doc property title. |
| July 2014 | 1.2 | Modify the description of parameters, delete some parameters |
| September 2014 | 1.3 | Remove version from UG file name. Update user guide for merging to one model with multiple wrappers. |
| October 2014 | 1.4 | Added ADJUST_P1 timing parameter explanation |
| November 2014 | 1.5 | Updated wrlat timing diagram. Update related publications list. |
| March 2015 | 1.6 | Remove beta watermark; move model to MR level |
| May 2015 | 1.7 | Significant updates to parameter calculation sections. Removed t_phy_wrldelay; parameter not relevant to 4.0. Added 1:2 frequency ratio parameter section. Revised Phase Adjust Special case section. Added section “Adjusting the Relationship Between dfi_rddata_en and dfi_rddata_valid (t_phy_rdlat)” |
| June 2015 | 1.8 | Delete the verbiage about memory type macro defines, now they are already individually defined in the RTL wrappers. |
| July 2015 | 1.9 | Update Cadence naming on front page |
| September 2015 | 1.10 | Modify compile notes to reflect *.vp as sole model format |
| December 2015 | 2.0 | Add new mechanism for users to change timing parameters at runtime without re-compiling |
| December 2015 | 2.1 | Ports modification: replace dfi_lp_req with dfi_lp_ctrl_req and dfi_lp_data_req, diagram update Instance parameter fix: delete mem_data_byte_width Clarify section titled “Example of finding start/end point of measuring” at end of Appendix A. |
| January 2016 | 2.2 | Update for Palladium-Z1 and VXE Remove abandoned ports “dfi_parity_error” and “ERR_OUT_N” according to standard specification. |
| January 2016 | 2.3 | Add description and suggestion on memory type Verilog macro define and correct compile order in examples. |
| March 2016 | 2.4 | Document support for specific tphy_rdlat adjustment |
| July 2016 | 2.5 | Remove hyphen in Palladium naming. Updated t_wrlat_adj and t_rddata_en_adj calculation instructions to include extra cycle for DDR4 RDIMM. |
| December 2016 | 2.6 | Add “Manual Configuring of DDRx/LPDDRx” section |
| January 2017 | 2.7 | Correct the t_pd_rddata_en calculation for LPDDR4. Correct and clarify WL/RL info for DDR2/3. |
| March 2017 | 2.8 | Add parameter t_lp_resp and t_lp_wakeup for DFI low power handshaking Change mem_data_byte_width to parameter for user adjustable |
| October 2017 | 2.9 | Update macro name MMP_NO_DFI_INIT_START Update timing pipeline depth to a larger value |
| January 2018 | 3.0 | Modify header and footer Update to DFI4.0 specification |
| April 2018 | 3.1 | Update the formula for DDR4 RDIMM timing calculation Update the instance name in forcing example |
| June 2018 | 3.2 | Add section for Manual configuration |

DFI PHY 4.0 Palladium Memory Model

| | | |
|-----------|-----|--------------------------------|
| July 2018 | 3.3 | Update for new utility library |
|-----------|-----|--------------------------------|

APPENDIX A: Parameters For A 1:2 Frequency Ratio System

For general information about DFI PHY clocking see section “DFI Clocks”. In a 1:2 frequency ratio system DFI PHY clock is 2x faster than DFI clock. The figure below shows the primary clocks in a 1:2 frequency ratio system.




Figure 12: Clocking for 1:2 Frequency Ratio System

The following sections show example timing diagrams for calculating parameters for a 1:2 frequency ratio system with a MMP DFI PHY + DDR3.

In a 1:2 MC to PHY frequency ratio system, the valid dfi control information is clock phase dependent.

The Preliminary DFI (DDR PHY Interface) 3.1 Specification (19 May 2012) defines commands for a frequency ratio system in a vectored format where the control signal interface signals (write data interface and read data enable signals) are suffixed with “_pN” where N is the phase number. So, one sees, for a 1:2 frequency ratio system, instead of a single **dfi_cs** signal, 2 signals: **dfi_cs_p0** and **dfi_cs_p1**. The **dfi_s_p0** information is the only valid chip select information during phase0 (dfi clock signal is high) of the **dfi clock**; likewise, the **dfi_cs_p1** information is the only valid chip select information during phase1 (dfi clock signal is low) of the **dfi clock**. In order to develop a complete picture of the signal behavior one must merge, or account for, the behavior in both phases. The following diagrams attempt to show when and how the phase information is accounted for.

1. Parameter `t_ctrl_delay`

This parameter defines the number of clock cycles delay through the DFI PHY for the control path signals in units of *DFI clock (DFI_CLK)* cycles. This is in Section 4.2 of the Preliminary DFI (DDR PHY Interface) 3.1 Specification (19 May 2012).

The following waveform shows `t_ctrl_delay` value of 3 for a 1:2 frequency ratio system. As the delay is measured in DFI clock (`DFI_CLK`) cycles and not *DFI PHY (PHY_CLK)* clocks it is possible that `t_ctrl_delay` is a fraction of a *DFI clock (DFI_CLK)*. In this case, round the value up.

Note that because `t_ctrl_delay` is measured in terms of `DFI_CLK` clock signal it is therefore unaffected by the phases of a 1:2 or 1:4 system.

Phase information: In the waveform below, phase information must be accounted for properly. For example, the `dfi_cs_p0` is high in the phase 0 and phase 1 of the write command while `dfi_cs_p1` is low, therefore the corresponding signal on the memory device side, `MEM_CS_N`, is high in phase 0 of the write command (`*_p0` dfi signals valid during phase 0; `*_p1` dfi signals NOT valid during phase 0) but low in phase 1 of the write command (`*_p0` dfi signals NOT valid during phase 0; only `*_p1` dfi signals valid during pahse1).

DFI PHY 4.0 Palladium Memory Model




Figure 13: Parameter t_{ctrl_delay} Waveform in 1:2 System

2. Parameter $t_{\text{phy_wrdata}}$

This parameter defines the delay from the `dfi_wrdata_en` being asserted to the first valid data values on the `dfi_wrdata` bus in units of *DFI PHY (PHY_CLK)* clocks. This is described in Section 4.4 of the Preliminary DFI (DDR PHY Interface) 3.1 Specification (19 May 2012). The following waveform (Figure 13: Parameter $t_{\text{phy_wrdata}}$ Waveform in 1:2 System) shows a $t_{\text{phy_wrdata}}$ value of 3 for a 1:2 frequency ratio system.

Note that when reviewing the simulation waveforms it is important to correctly determine when the first valid data occurs. It is possible that the controller can send valid data with the value of zero.

This example shows a write data enable starting on Phase 1 and therefore the measurement is made from the phase 1 point within the cycle. Similarly, the write data is first active on Phase 0 and so the measurement is made from the phase 0 point within the cycle.




Figure 14: Parameter $t_{\text{phy_wrdata}}$ Waveform in 1:2 System

3. Parameter $t_{\text{wrlat_adj}}$

This parameter is used to adjust the DFI PHY parameter $t_{\text{phy_wrlat}}$. The DFI PHY parameter $t_{\text{phy_wrlat}}$ defines the number of *DFI PHY (PHY_CLK)* clock cycles delay between the write command on the DFI interface and the assertion of the dfi_wrdata_en signal. This is described in Section 4.4 of the Preliminary DFI (DDR PHY Interface) 3.1 Specification (19 May 2012).

The Cadence Palladium DFI PHY model has an internal write latency itself, which varies based on protocol. This may need to be adjusted to match the latency of the users DFI PHY. The parameter $t_{\text{wrlat_adj}}$ is used for this purpose. The internal write latency of the DFI PHY model is calculated as follows:

```

DDR/Mobile_DDR:       $t_{\text{pd\_wrlat}} = 1 - t_{\text{phy\_wrdata}}$ 
DDR2/3/4:             $t_{\text{pd\_wrlat}} = \text{WL} - t_{\text{phy\_wrdata}}$ 
DDR4 RDIMM:           $t_{\text{pd\_wrlat}} = \text{WL} - t_{\text{phy\_wrdata}}$ 
LPDDR2/3:             $t_{\text{pd\_wrlat}} = \text{WL} + t_{\text{DQSS}} - t_{\text{phy\_wrdata}}$ 
LPDDR4:               $t_{\text{pd\_wrlat}} = \text{WL} + t_{\text{DQSS}} + t_{\text{DQSS\_half}} - t_{\text{phy\_wrdata}}$ 

```

Note: WL above refers to the DDR or LPDDR memory Write Latency.

- Write Latency for DDR and Mobile_DDR (LPDDR) is just the CL value (CAS Latency).
- Write Latency for DDR2 is defined as $\text{RL} - 1$ (Read Latency -1) where read latency is the sum of the CL (CAS Latency) and AL (Additive Latency) i.e. $\text{RL} = \text{AL} + \text{CL}$.
- Write Latency for DDR3 is the sum of CWL (CAS Write Latency) and AL (Additive Latency) i.e. $\text{WL} = \text{AL} + \text{CWL}$.
- Write Latency for DDR4 is the sum of CL (CAS Latency) and AL (Additive Latency) and Parity Latency i.e. $\text{WL} = \text{AL} + \text{CWL} + \text{PL}$.
- For LPDDR2/3/4 WL is directly defined. The default value of t_{DQSS} is 1 for LPDDR2/3; by default, the $t_{\text{DQSS}} = 1$ and $t_{\text{DQSS_half}} = 0$ for LPDDR4.
- For DDR4 RDIMM, if the WL value from mode registers setting is not equal to the real WL from write operation, use the WL value from write operation for this formula calculation.

These latency settings are controlled by Mode Registers in the memory device and are set by the memory controller during initialization.

Please refer to JEDEC specification for more information.

The parameter $t_{\text{wrlat_adj}}$ is the difference between the actual PHY t_{wrlat} parameter and the Palladium DFI PHY model t_{wrlat} parameter.

In the following waveform (Figure 14: Parameter $t_{\text{wrlat_adj}}$ Waveform in 1:2 System), showing DDR3, the WL is 5 (Green markers), the $t_{\text{phy_wrdata}}$ is 1 (Red markers). From the waveform the $t_{\text{phy_wrlat}}$ is 3 (Blue markers). Therefore the $t_{\text{wrlat_adj}}$ is 1.

This example:

$$\text{WL} = 5$$

$$t_{\text{phy_wrdata}} = 1$$

$$t_{\text{pd_wrlat}} = \text{WL} - t_{\text{phy_wrdata}} = 5 - 1 = 4$$

DFI PHY 4.0 Palladium Memory Model

$$t_{\text{wrlat_adj}} = t_{\text{pd_wrlat}} - t_{\text{phy_wrlat}} = 4 - 3 = 1$$




Figure 15: Parameter $t_{\text{wrlat_adj}}$ Waveform in 1:2 System

4. Parameter `t_rddata_en_adj`

This parameter is used to adjust the DFI PHY parameter `t_rddata_en`. The DFI PHY parameter `t_rddata_en` defines the number of *DFI PHY (PHY_CLK)* clock cycles delay between the read command on the DFI interface and the assertion of the `dfi_rddata_en` signal. This is described in Section 4.5 of the Preliminary DFI (DDR PHY Interface) 3.1 Specification (19 May 2012).

The Cadence Palladium DFI PHY model has an internal read latency itself, which varies based on protocol. This may need to be adjusted to match the latency of the users DFI PHY. The parameter `t_rddata_en_adj` is used for this purpose. The internal read latency of the DFI PHY model is calculated as follows:

```
DDR/Mobile_DDR:    t_pd_rddata_en = CL
DDR2/3/4:          t_pd_rddata_en = RL
DDR4 RDIMM:        t_pd_rddata_en = RL
LPDDR2/3:          t_pd_rddata_en = RL + 1 + t_DQSCK
LPDDR4:            t_pd_rddata_en = RL + tDQSCK + tDQSCK_half
```

Note: The default value of `t_DQSCK` in the Cadence Palladium LPDDR2/3 model is 1. By default, `tDQSCK=1` and `tDQSCK_half=1` in LPDDR4 model.

Note: CL above refers to the DDR memory CAS Latency. Latency settings are controlled by Mode Registers in the memory device and are set by the memory controller during initialization. Please refer to JEDEC specification for more information.

Note: RL above refers to the DDR or LPDDR memory Read Latency.

- Read Latency for DDR and Mobile_DDR (LPDDR) is just the CL value (CAS Latency).
- Read Latency for DDR2/3 is the sum of CL (CAS Latency) and AL (Additive Latency) i.e. $RL=AL+CL$.
- Read Latency for DDR4 is the sum of CL (CAS Latency) and AL (Additive Latency) and Parity Latency i.e. $RL=AL+CL+PL$.
- For LPDDR2/3/4 RL is directly defined.
- For DDR4 RDIMM, if the RL value from mode registers setting is not equal to the real RL from read operation, use the RL value from read operation for this formula calculation.

The parameter `t_rddata_en_adj` is the difference between the actual PHY `t_rddata_en` parameter (`t_rddata_en`) and the Palladium DFI PHY model `t_pd_rddata_en` parameter.

In the following waveform (Figure 15: Parameter `t_rddata_en_adj` Waveform in 1:2 System), showing DDR3, the RL is 7 (Blue-Green markers). From the waveform the `t_rddata_en` is 6 (Dark Red markers). Therefore the `t_rddata_en_adj` is 1.

This example shows a read data enable starting on Phase 1 and therefore the measurement is made from the phase 1 point within the cycle.

DFI PHY 4.0 Palladium Memory Model




Figure 16: Parameter $t_{rddata_en_adj}$ Waveform in 1:2 System

This example:

$$RL = 7$$

$$t_{rddata_en} = 6$$

$$t_{pd_rddata_en} = RL = 7$$

$$t_{rddata_en_adj} = t_{pd_rddata_en} - t_{rddata_en} = 7 - 6 = 1$$

5. Other Interface Parameters

The remaining parameters (mem_data_bits, dfi_addr_bits, dfi_bank_addr_width, dfi_bg_addr_width, dfi_cid_width, dfi_cs_width, mem_ca_bit) are independent of the frequency ratio system.

6. Example of finding start/end point of measuring


In 1:2 frequency ratio system, it may be confusing to determine the start/end point when users measure timing parameters especially when signals on p0 and p1 are NOT aligned.

The following examples show how to determine the start/end point. With these examples, users shall know: the start of measuring does not depend on individual p0 or p1 signal, it shall depend on the “merged” signal of p0 and p1 according to phases.

In 1:2 frequency ratio system, all the signals used to measure timing parameters need to be such “merged” signals.

Example 1.


dfi_cs_p0 and **dfi_cs_p1** are aligned to each other.



DFI PHY 4.0 Palladium Memory Model

Example 2.

dfi_cs_p0 and **dfi_cs_p1** are NOT aligned to each other.



Example 3.

dfi_wrdata_en_p0 and **dfi_wrdata_en_p1** are NOT aligned to each other.

