

Horizon PCB Review: X2A

dwc_ap_lpddr4x_multiphy_tsmc16ffc18 : LPDDR4/4x,DDR4 at 4266MT/s

Synopsys SIPI Team 31/03/2020

CONFIDENTIAL INFORMATION

The information contained in this presentation is the confidential and proprietary information of Synopsys. You are not permitted to disseminate or use any of the information provided to you in this presentation outside of Synopsys without prior written authorization.

IMPORTANT NOTICE

In the event information in this presentation reflects Synopsys' future plans, such plans are as of the date of this presentation and are subject to change. Synopsys is not obligated to update this presentation or develop the products with the features and functionality discussed in this presentation. Additionally, Synopsys' services and products may only be offered and purchased pursuant to an authorized quote and purchase order or a mutually agreed upon written contract with Synopsys.

WARRANTY DISCLAIMER

THIS REPORT AND ALL INFORMATION CONTAINED IN THIS REPORT ARE PROVIDED "AS IS" WITHOUT WARRANTY, INDEMNIFICATION OR SUPPORT OF ANY KIND, AND SYNOPSYS MAKES NO OTHER WARRANTIES EXPRESS, IMPLIED, STATUTORY OR OTHERWISE REGARDING SUCH INFORMATION. SYNOPSYS SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT, OR ARISING FROM A COURSE OF DEALING OR USAGE OF TRADE.


Reference documentation

- Documents used in the review:
 - dwc_lpddr4x_multiphy_signal_integrity_application_note.pdf
 - dwc_ap_lpddr4x_multiphy_tsmc16ffc18_databook.pdf

- Data provided by customer
 - SIPI_review_request_form_from_Horizon_20200320.xlsx
 - X2A CVB PCB Stackup.pptx
 - 1070098-X2AJ2A_CVB_V1_0_pcb.brd
 - 2A-CV-BB-01_V.pdf

Interface Overview

- Signal routing: L03, L05, L08, L10
- SOC, DRAM placement: Top
- Protocols used: LPDDR4/4X, DDR4
- Bus Width: 32b
- Rank: 2
- Data rate: 4266Mbps
- Interface details :
 - 1.Discrete LPDDR4/LPDDR4x x32 on board or
 - 2.Discrete DDR4 x16 on board
- List of signals:
 - Dram A/B_Ca[0:5]
 - Dram A/B _Cke 0/1
 - Dram A/B Ncs0/1
 - Dram A/B _CK_N/P
 - Dram A/B _D[0:15]
 - Dram A/B _DQS[0:1] _P/N
 - Dram A/B _Dm/Dbi[0:1],CS,CKE
- List of Supply nets
 - VDDQ_DDR_1V1, VDDQLP_DDR_0V6/1V1, VDD_DDR_0V8, VAA_DDR, VSS



PCB review

- Stack-up
- Impedance matching
- Spacing guidelines
- Signal spacing
- Signal routing
- Power distribution
- Conclusion



Stack-up

Stackup Information:

.Layer.	Info∘			Thickness.	- <u>MaterialInfo</u> ⊳	
TOP₽	=====			0.5+Plating₽	. 0	
<i>4</i> ب	PP	TU-87P SLK SP	2113₽	3.750 (mil) ₽	. 58₽	
∙ L2 ₽	=====			1 0z₽	. 0	
4 ه	Core	TU-872 SLK SP	0. 1↔	3.937 (mil) ₽	106*2 RTF₽	
- L3₽	=====			1 0z₽	. ₽	
ته ه	PP	TU-87P SLK SP	2116₽	4.118(mil)₽	. 57₽	
. L4 ₽	=====		۰========	1 0z₽	٠.0	
4 42	Core	TU-872 SLK SP	0. 1₽	3.937 (mil) ₽	-106*2 RTF-	
- L5₽	=====			1 02.	.0	
د. د	PP	TU-87P SLK SP	2116₽	4.118(mil)₽	. 57₽	
4 L6 ₽	=====		*	1 0z₽	• •	
4 42	Core	TU-872 SLK SP	0. 38₽	14.961(mil)₽	-2116*3 RTF-	
. L7₽			φ======	1 0z₽	د ب	
د په د د	PP	TU-87P SLK SP	2116₽	4.118(mil)₽	. 57₽	
≀L8∂	=====		φ	1 02-	• •	
4 42	Core	TU-872 SLK SP	0. 1₽	3.937 (mil) ₽	-106*2 RTF-	
4 L9 ₽	=====				.0	
4 42	PP	TU-87P SLK SP	2116₽	4.118(mil)↔	. 57₽	
L10₽	=====			1 0z₽		
ته <u>ب</u>	Core	TU-872 SLK SP	0. 1₽	3.937 (mil) ₽	106*2 RTF₽	
L11₽				1 020	.0	
4 42	PP	TU-87P SLK SP	2113₽	3.750 (mil) ₽	. 58₽	
BOT₽	=====		φ	0.5+Plating₽	. 0	
Finished PCB thickness:	70. 866	6(7.087/-7.087) mi	.1₽	1.8(+0.18/-0.	18) MM↔	-

PCB					
Material	Dk	Df			
2116	3.24	0.0072			
106	2.9	0.0072			
Green oil	4	0.026			

Stack up looks okay!

Impedance matching

- Signals should have a proper reference plane to define a controlled characteristic impedance and the line impedance should be according to standard requirements
 - For signals within the same group, differential impedance should be twice the impedance of the singleended ones.
- Signals should have a proper reference plane: routing over plane gaps and/or plane splits should be avoided
 - Impedance mismatches will lead to unwanted reflections.

Spacing guidelines

- Synopsys recommendation for trace spacing is:
 - 2 times the distance to the reference plane, for signals within the same group
 - 3 times the distance to the reference plane, for signals of different groups




Figure 18: Spacing between Different Signal Groups (Relative to height from reference plane)



If possible, spacing greater that 2H between signals should be used. This will further reduce the impact of crosstalk on timing in microstrip structures. In stripline, however, narrower spacing than 2H may be acceptable as the impact on timing is much reduced since mode velocities are equal.

Signal spacing

- Guidelines for separation of signals within same group (≥2H) and from different group (≥3H) should be followed
- The signal spacing between DQ and DQS within a byte should also be >=3H
 - Signal Integrity of the signals will be affected due to crosstalk
- H is the distance to closest reference plane
- Based on measured spacing between signals within same group and different groups, Signal Integrity will be affected due to small spacing between traces
- Impact of the crosstalk on the performance of the interface should be confirmed by simulations with extracted model

Signal routing


- Signals should have a proper reference plane: routing over plane gaps and/or plane splits should be avoided. Routing over splits can lead to,
 - Reflections due to impedance mismatches over the splits.
 - Excessive crosstalk due to absence of proper reference.
 - DQ/DQS are double data rate signals and usually have smaller timing margins and it's preferable to route them over the VSS planes where there are no splits.
 - ADD/CMD/CTRL are single rate signals and can have a combination of both VDDQ and VSS layers as reference. Clock also has to be routed on the same layer since it's synchronous with ADD/CMD/CTRL group. However a sign off on this should be done only after simulation run and quantifying whether the impact of the split/noise is acceptable on the eye margins.

Power Distribution Considerations

- The power BGA balls should well distributed around the interface
- There should not be any excessive slotting of the power planes
- Add GND vias next to power vias to minimize loop inductance

Power vias


- Via count at PHY side
 VDDQ_DDR_1V1- 6
 VDDQLP_DDR_0V6/1V1- 2
 VDD_DDR_0V8 11
- The number of Power vias & the distribution plays a vital role to reduce the loop inductance of the PDN network.
- The sufficiency of the power vias need to quantified through the PDN simulations!
- Add GND vias next to power vias to minimize loop inductance



- VDDQ_DDR_1V1-6
- VDDQLP_DDR_0V6/1V1-2
- VDD_DDR_0V8 -11
- GND vias

Reference vias

- The GND vias can be more uniformly distributed around the signal vias to have a proper return path and minimize crosstalk.
- Recommended to prioritize DQ Signal to GND Via distribution.
- Need to run simulations to quantify the impact in the current configuration.



- GND
- DDR Signals [Data & CAA Bus]

Summary

- PI analysis is advised on all Supply nets and it should meet the Synopsys Guideline.
- SNPS has identified potential improvements on the PCB design. However, by visual inspection alone, it is not possible to determine whether the design is robust enough to meet all system specifications

The design must be signed off based on design extraction, modeling and system level SI/PI simulation

SIPI VISUAL REVIEW NOTICE

SYNOPSYS' VISUAL REVIEW FEEDBACK IS BASED ON ACCUMULATED SYNOPSYS KNOW-HOW. SYNOPSYS FEEDBACK IS A PRODUCT OF MANUAL VISUAL INSPECTION OF CUSTOMER'S DATA, NO SIMULATIONS ARE RUN.

SIPI WISE, SYNOPSYS RECOMMENDS AS SIGN-OFF: POWER INTEGRITY ANALYSIS OF SUPPLIES POWER DISTRIBUTION NETWORK, SIGNAL INTEGRITY ANALYSIS OF CHANNEL INTERCONNECT, ANY COMBINATION OF BOTH AND COMPLIANCE TO SPECIFICATIONS.



Thank You



SYNOPSYS®

Silicon to Software[™]