



General LPDDR5/LPDDR5X Specifications

2

AC/DC and Interface Specifications

Introduction

The three Micron general LPDDR5/LPDDR5X specifications listed below define minimum requirements for a JEDEC-compliant, x16 or x8, single-channel, LPDDR5/LPDDR5X devices. They include general features, functionality, mode registers, AC and DC characteristics, and other device information.

- General LPDDR5/LPDDR5X Specifications 1: Mode Registers
- General LPDDR5/LPDDR5X Specifications 2: AC/DC and Interface Specifications
- General LPDDR5/LPDDR5X Specifications 3: Features and Functionalities

LPDDR5 and LPDDR5X devices support data rate per pin up to 6400Mb/s and beyond 6400Mb/s, respectively.

For specific device features, specifications, or details, refer to the product data sheets.



LPDDR5/LPDDR5X AC/DC and Interface Specifications

Introduction

Contents

Important Notes and Warnings	7
General Notes	8
Absolute Maximum DC Ratings	9
DC Operating Conditions	9
Electrostatic Discharge Sensitivity Characteristics	12
Input and I/O Pin Leakage Current	12
RESET_n Signaling	12
Pull-Up/Pull-Down Output Driver Characteristics and Calibration	13
Driver Characteristics and Calibration	13
I _{DD} Specification Parameters and Test Conditions	14
I _{DD} Measurement Conditions	14
Data Pattern DBI Off	19
Data Pattern DBI On	22
I _{DD} Specifications	25
AC and DC Input/Output Measurement Levels	27
Driver Output Timing Reference load	27
Single-Ended Output Slew Rate	28
Differential Output Slew Rate	29
AC Overshoot/Undershoot	30
Differential Mode Input Voltage for CK	30
Differential Input Voltage for CK	30
Single-Ended Input Voltage for CK	31
Peak Voltage Calculation Method	32
Differential Input Slew Rate Definition for CK	33
Differential Input Cross Point Voltage for CK	34
Differential Mode Input Voltage for WCK	35
Differential Input Voltage for WCK	35
Single-Ended Input Voltage for WCK	36
Peak Voltage Calculation Method	37
Differential Input Slew Rate Definition for WCK	38
Differential Input Cross Point Voltage for WCK	39
Single Ended Mode Input Voltage	40
Single-Ended CK Input Definitions	40
Single-Ended Input Voltage for WCK	42
Operating Temperature Range	43
AC Timings	45
Core AC Timings	45
Core AC Timings for DVFSC Disabled and Write Link ECC Disabled	45
Core AC Timing for DVFSC Disabled and Write Link ECC Enabled	47
Core AC Timing for DVFSC Enabled and Write Link ECC Disabled	48
Temperature Derating AC Timing	49
Self Refresh, Power-Down, and Deep Sleep Related timings	50
Mode Register, VRCG, and Frequency Set Point-Related Timings	51
WCK-Related Timings	53
ZQ Calibration, Post Package Repair, and Training-Related Timings	56
ODT Related Timing	59
V _{DDQ} Ramp, DCM, and Write X Timing	60
CK and WCK AC Timings	60
CK Specifications	60
WCK Specifications	65



LPDDR5/LPDDR5X AC/DC and Interface Specifications

Introduction

AC Parameters for Single-Ended	70
CA Rx Specification	70
CA Rx Mask and Single Pulse Definition	70
CA Rx Single Pulse Definition	71
Differential CK Mode Definition	72
^t CA2CA_share Definition	74
CS Rx Specification	75
CS Rx Mask and Single Pulse Definition	75
CS Rx Mask and Single Pulse Definition for Synchronous Mode	75
CS Rx Single Pulse Definition	76
CS Rx Input Level Definition for Asynchronous Mode	77
DQ, DMI, Parity, and DBI Rx Specification	78
DQ, DMI, Parity, DBI Rx Mask, and Single Pulse Definition	78
DQ and DQS Output Timing	81
DQ NUI Tx Jitter Specification	83
DQ-to-RDQS Differential Jitter	83
Input/Output Capacitance	86
Revision History	87
Rev. E – 12/2020	87
Rev. D – 04/2020	87
Rev. C – 02/2020	87
Rev. B – 04/2019	88
Rev. A – 01/2019	88



List of Figures

Figure 1: DC Voltage Range	10
Figure 2: V_{DDQ} Tolerance Definition in Allowable Range	10
Figure 3: Zprofile/Z(f) of the System at the SDRAM Package Solder Ball (Without DRAM Component)	11
Figure 4: A Simplified Z(f) System Electrical Model and Frequency Response	11
Figure 5: Driver Output Reference Load for Timing and Slew Rate	27
Figure 6: Single-Ended Output Slew Rate	28
Figure 7: Differential Output Slew Rate	29
Figure 8: Overshoot and Undershoot Definition	30
Figure 9: CK Differential Input Voltage Definition	31
Figure 10: Clock Single-Ended Input Voltage	32
Figure 11: Definition of Differential Clock Peak Voltage	33
Figure 12: Differential Input Slew Rate Definition for CK _t , CK _c	33
Figure 13: Differential Input Cross Point Slew Rate Definition for CK _t , CK _c	35
Figure 14: WCK Differential Input Voltage	36
Figure 15: WCK Single-Ended Input Voltage	37
Figure 16: Definition of Differential WCK Clock Peak Voltage	38
Figure 17: Differential Input Slew Rate Definition for WCK _t , WCK _c	38
Figure 18: V_{IX} Definition for WCK _t , WCK _c	40
Figure 19: Single-Ended CK Input Voltage	41
Figure 20: Single-Ended CK Pulse	41
Figure 21: Single-Ended WCK Input Voltage	42
Figure 22: Single-Ended Mode WCK Pulse	42
Figure 23: CA Rx Mask Definition	71
Figure 24: CA Rx Single Pulse Definition	71
Figure 25: DRAM Pin CA Timings	71
Figure 26: CK _t Rising Edge CA Mask	74
Figure 27: CK _t Falling Edge CA Mask	75
Figure 28: Synchronous Mode CS Rx Mask Definition	76
Figure 29: Synchronous Mode CS Rx Single Pulse Definition	76
Figure 30: Synchronous Mode CS Timing at DRAM Pin	77
Figure 31: Asynchronous Mode V_{IHPD} and V_{ILPD} at Power-Down Exit	77
Figure 32: DQ, DMI, Parity, and DBI Rx Mask Definition	79
Figure 33: DQ to WCK, $t_{WCK2DQI}$, and t_{DQ2DQ} Timing at the DRAM Pins Referenced from the Internal Latch.	79
Figure 34: DQ, DMI, Parity, and DBI Rx Single Pulse Definition	80
Figure 35: NUI DQ-to-RDQS Output Timing Definition	83
Figure 36: t_{QW} Example of Eye Width per Pin and Relationship of $t_{DQSQ}(\text{pin})$ and $t_{QH}(\text{pin})$ Across Byte Group	84
Figure 37: Read Burst Example for Pin DQx Depicting Bits 0 and 5 Relative to the RDQS Edge for 0 UI Mismatch ..	84
Figure 38: Read Burst Example for Pin DQx Depicting Bits 0 and 5 Relative to the RDQS Edge for 3 UI Mismatch ..	84



List of Tables

Table 1: Absolute Maximum DC Ratings	9
Table 2: Recommended DC Operating Conditions	9
Table 3: Electrostatic Discharge Sensitivity (ESD) Characteristics	12
Table 4: Input Leakage Current	12
Table 5: Input/Output Leakage Current	12
Table 6: Input Level for RESET_n	12
Table 7: Pull-Down Driver Characteristics and ZQ Calibration	13
Table 8: Pull-Up Characteristics With ZQ Calibration	13
Table 9: Valid Calibration Points	13
Table 10: Unterminated Pull-Up Characteristics	14
Table 11: Definition of Switching for CA Input Signals	14
Table 12: CA Pattern for I _{DD4R} for BG Mode	14
Table 13: CA Pattern for I _{DD4R} for 16B Mode	15
Table 14: CA Pattern for I _{DD4R} for 8B Mode	16
Table 15: CA Pattern for I _{DD4W} for BG Mode	16
Table 16: CA Pattern for I _{DD4W} for 16B Mode	17
Table 17: CA Pattern for I _{DD4W} , 8B Mode	17
Table 18: Data Patterns I _{DD4R} at DBI Off	19
Table 19: Data Patterns I _{DD4W} at DBI Off	21
Table 20: Data Patterns I _{DD4R} at DBI On	22
Table 21: Data Patterns I _{DD4W} at DBI On	24
Table 22: I _{DD} Specifications	25
Table 23: Output Slew Rate (Single-Ended)	28
Table 24: Differential Output Slew Rate	29
Table 25: AC Overshoot/Undershoot	30
Table 26: AC Overshoot/Undershoot for LVSTL	30
Table 27: CK Differential Input Voltage Timing	31
Table 28: Clock Single-Ended Input Voltage	32
Table 29: Differential Input Slew Rate Definition for CK_t, CK_c	34
Table 30: Differential Input Level for CK_t, CK_c	34
Table 31: Differential Input Slew Rate for CK_t, CK_c	34
Table 32: Cross Point Voltage for Differential Input Signals (CK)	35
Table 33: WCK Differential Input Voltage	36
Table 34: WCK Single-Ended Input Voltage	37
Table 35: Differential Input Slew Rate Definition for WCK_t, WCK_c	39
Table 36: Differential Input Level for WCK_t, WCK_c	39
Table 37: Differential Input Slew Rate for WCK_t, WCK_c	39
Table 38: Cross Point Voltage for Differential Input Signals (WCK_t, WCK_c)	40
Table 39: Clock Single-Ended Input Parameters	41
Table 40: WCK Clock Single-Ended Input Parameters	43
Table 41: Operating Temperature Range	43
Table 42: Automotive Operating Temperature Range	43
Table 43: x16 Mode/BG Mode	45
Table 44: x16 Mode/16B Mode	46
Table 45: x16 Mode/8B Mode	46
Table 46: x8 Mode/BG Mode	46
Table 47: x8 Mode/16B Mode	46
Table 48: x8 Mode/8B Mode	46
Table 49: x16 Mode/BG Mode	47
Table 50: x16 Mode/16B Mode	47



LPDDR5/LPDDR5X AC/DC and Interface Specifications Introduction

Table 51: x16 Mode/8B Mode	47
Table 52: x8 Mode/BG Mode	47
Table 53: x8 Mode/16B Mode	48
Table 54: x8 Mode/8B Mode	48
Table 55: x16 Mode/16B Mode	48
Table 56: x16 Mode/8B Mode	49
Table 57: x8 Mode/16B Mode	49
Table 58: x8 Mode/8B Mode	49
Table 59: Temperature Derating AC Timing	50
Table 60: Self Refresh AC Timing	50
Table 61: Power-Down AC Timing	50
Table 62: Deep-Sleep Mode AC Timing	51
Table 63: Mode Register Read/Write AC Timing	51
Table 64: VRCG Enable/Disable Timing	52
Table 65: V_{REFCA} Update Timing	52
Table 66: V_{REFDQ} Update Timing	52
Table 67: Frequency Set Point AC Timing Parameters	52
Table 68: tWCK2DQ AC Timing Parameters	53
Table 69: WCK Stop AC Timing	54
Table 70: WCK2CK Leveling Timing Parameters	54
Table 71: tWCK to CK/DQ Offset Rank-to-Rank Variation	54
Table 72: WCK Oscillator Matching Error Specification for High-Frequency Mode	55
Table 73: WCK Oscillator Matching Error Specification for Low-Frequency Mode	56
Table 74: WCK2DQI/WCK2DQO Interval Oscillator AC Timing	56
Table 75: Command Bus Training AC Timing Table	56
Table 76: ZQ Calibration Timing	57
Table 77: Post-Package Repair Timing Parameters	58
Table 78: Enhanced WCK Always-On Mode Timing	58
Table 79: Read/Write-Based RDQS _t Training Mode Entry and Exit Timings	58
Table 80: Enhanced RDQS Training Mode Entry and Exit Timing	58
Table 81: Asynchronous ODT Turn On and Turn Off Timing	59
Table 82: Asynchronous NT ODT Turn On and Turn Off Timing for Write	59
Table 83: NT ODT AC Timing	59
Table 84: ODT Command/Address AC Timing Parameters	59
Table 85: V_{DDQ} Ramp Rates	60
Table 86: DCM Timing	60
Table 87: Write X AC Timing	60
Table 88: Clock AC Timing (1 of 3)	62
Table 89: Clock AC Timing (2 of 3)	63
Table 90: Clock AC Timing (3 of 3)	64
Table 91: Write Data Clock AC Timing (Group 1 of 3)	67
Table 92: Write Data Clock AC Timing (Group 2 of 3)	68
Table 93: Write Data Clock AC Timing (Group 3 of 3)	69
Table 94: SE from/to Differential FSP and Additional Period for MRW AC Timing	70
Table 95: Single-Ended Delta CK and WCK Specifications	70
Table 96: CA Rx Specifications	72
Table 97: CS Rx Specifications	77
Table 98: DQ, DMI, Parity, and DBI Rx Mask and Single-Pulse Specification	80
Table 99: READ AC Timing	81
Table 100: DQ and DQS Output Timing	81
Table 101: Input/Output Capacitance	86



LPDDR5/LPDDR5X AC/DC and Interface Specifications Important Notes and Warnings

Important Notes and Warnings

Micron Technology, Inc. ("Micron") reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions. This document supersedes and replaces all information supplied prior to the publication hereof. You may not rely on any information set forth in this document if you obtain the product described herein from any unauthorized distributor or other source not authorized by Micron.

Automotive Applications. Products are not designed or intended for use in automotive applications unless specifically designated by Micron as automotive-grade by their respective data sheets. Distributor and customer/distributor shall assume the sole risk and liability for and shall indemnify and hold Micron harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting directly or indirectly from any use of non-automotive-grade products in automotive applications. Customer/distributor shall ensure that the terms and conditions of sale between customer/distributor and any customer of distributor/customer (1) state that Micron products are not designed or intended for use in automotive applications unless specifically designated by Micron as automotive-grade by their respective data sheets and (2) require such customer of distributor/customer to indemnify and hold Micron harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting from any use of non-automotive-grade products in automotive applications.

Critical Applications. Products are not authorized for use in applications in which failure of the Micron component could result, directly or indirectly in death, personal injury, or severe property or environmental damage ("Critical Applications"). Customer must protect against death, personal injury, and severe property and environmental damage by incorporating safety design measures into customer's applications to ensure that failure of the Micron component will not result in such harms. Should customer or distributor purchase, use, or sell any Micron component for any critical application, customer and distributor shall indemnify and hold harmless Micron and its subsidiaries, subcontractors, and affiliates and the directors, officers, and employees of each against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, or death arising in any way out of such critical application, whether or not Micron or its subsidiaries, subcontractors, or affiliates were negligent in the design, manufacture, or warning of the Micron product.

Customer Responsibility. Customers are responsible for the design, manufacture, and operation of their systems, applications, and products using Micron products. ALL SEMICONDUCTOR PRODUCTS HAVE INHERENT FAILURE RATES AND LIMITED USEFUL LIVES. IT IS THE CUSTOMER'S SOLE RESPONSIBILITY TO DETERMINE WHETHER THE MICRON PRODUCT IS SUITABLE AND FIT FOR THE CUSTOMER'S SYSTEM, APPLICATION, OR PRODUCT. Customers must ensure that adequate design, manufacturing, and operating safeguards are included in customer's applications and products to eliminate the risk that personal injury, death, or severe property or environmental damages will result from failure of any semiconductor component.

Limited Warranty. In no event shall Micron be liable for any indirect, incidental, punitive, special or consequential damages (including without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort, warranty, breach of contract or other legal theory, unless explicitly stated in a written agreement executed by Micron's duly authorized representative.



General Notes

Throughout the data sheet, figures and text refer to DQs as DQ. DQ should be interpreted as any or all DQs collectively, unless specifically stated otherwise.

RDQS, CK, and WCK should be interpreted as RDQS_t, RDQS_c, CK_t, CK_c, and WCK_t, WCK_c respectively unless specifically stated otherwise. CA includes all CA pins used for a given density.

In timing diagrams, CMD is used as an indicator only. Actual signals occur on CA[6:0].

V_{REF} indicates V_{REF(CA)} and V_{REF(DQ)}.

Complete functionality is described throughout the entire document. Any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.

Any specific requirement takes precedence over a general statement.

Any functionality not specifically stated herein is considered undefined, illegal, is not supported, and will result in unknown operation.



LPDDR5/LPDDR5X AC/DC and Interface Specifications Absolute Maximum DC Ratings

Absolute Maximum DC Ratings

Stresses greater than those listed may cause permanent damage to the device.

The absolute maximum DC rating values are only stress ratings. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods of time may affect device reliability.

Table 1: Absolute Maximum DC Ratings

Parameter/Condition	Symbol	Min	Max	Unit	Note
V _{DD1} supply voltage relative to V _{SS}	V _{DD1}	−0.4	2.1	V	1
V _{DD2H} supply voltage relative to V _{SS}	V _{DD2H}	−0.4	1.4	V	1
V _{DD2L} supply voltage relative to V _{SS}	V _{DD2L}	−0.4	1.4	V	1
V _{DDQ} supply voltage relative to V _{SS}	V _{DDQ}	−0.4	1.4	V	1
Voltage on any ball except V _{DD1} relative to V _{SS}	V _{IN} , V _{OUT}	−0.4	1.4	V	
Storage temperature	T _{STG}	−55	125	°C	2

- Notes:
1. See the Power-Up, Initialization, and Power-Off Procedure sections for relationships between power supplies.
 2. Storage temperature is the case surface temperature on the center/top side of the LPDDR5 device. For the measurement conditions, refer to JESD51-2A.

DC Operating Conditions

Table 2: Recommended DC Operating Conditions

DRAM	Symbol		Low Frequency Voltage Specification				Z(f) Specification				Note
			Frequency: DC to 2 MHz				2 to 10 MHz		20 MHz		
			Min	Typ	Max	Unit	Zmax	Unit	Zmax	Unit	
Core 1 power	V _{DD1}		1.70	1.80	1.95	V	100	mohm	170	mohm	1, 2, 9
Core 2 power/ Input buffer power	V _{DD2H}		1.01	1.05	1.12	V	40	mohm	80	mohm	1, 2, 9
	V _{DD2L} , Dual VDD2 rail		0.87	0.90	0.97	V	120	mohm	190	mohm	1, 2, 9
	V _{DD2L} , Single VDD2 rail		1.01	1.05	1.12	V	120	mohm	190	mohm	1, 2, 9
I/O buffer power	V _{DDQ}	SPEC Range 1	0.47	0.5	0.57	V	40	mohm	80	mohm	2, 3, 6, 9
		SPEC Range 2	0.27	0.3	0.37	V					2, 4, 9
		Allowable Range 1		0.27	N/A	0.57	V	N/A	–	N/A	–

- Notes:
1. V_{DD1} generally uses significantly less current than V_{DD2H} and V_{DD2L}.
 2. DC to 2 MHz voltage range includes all noise associated with the DRAM ball, both DC and AC ripple fluctuations. This noise is included in the aperture mask as defined by V_{dIVW}.
 3. SPEC Range 1 is intended for I/O operation with ODT enabled and disabled.
 4. SPEC Range 2 is intended for I/O operation with ODT disabled.
 5. I/O operation at V_{DDQ} levels outside SPEC Range 1 or SPEC Range 2 is allowed with ODT disabled.



LPDDR5/LPDDR5X AC/DC and Interface Specifications DC Operating Conditions

6. Allowable range is valid only when DVFSQ is enabled.
7. 100mV tolerance ($-30\text{mV}/+70\text{mV}$) is applied to V_{DDQ} allowable ranges. Refer to the following figure for the V_{DDQ} tolerance definition in each allowable range.
8. 0.6V $V_{DDQ,typ}$ is an optional feature. Because ZQ calibration is optimized at $V_{DDQ} = 0.5\text{V}$, the output drive strength may not be guaranteed at $V_{DDQ} = 0.6\text{V}$. Refer to each product data sheet.
9. Z(f) is BGA pin, per voltage domain, per channel. Z(f) does not include the device package or the silicon die.

Figure 1: DC Voltage Range






Figure 2: V_{DDQ} Tolerance Definition in Allowable Range






LPDDR5/LPDDR5X AC/DC and Interface Specifications DC Operating Conditions

Figure 3: Zprofile/Z(f) of the System at the SDRAM Package Solder Ball (Without DRAM Component)



A simplified electrical system load model for $Z(f)$ with the general frequency response is shown below. The resistance and inductance can be scaled to generalize the specific response to the device pin.

Figure 4: A Simplified $Z(f)$ System Electrical Model and Frequency Response





LPDDR5/LPDDR5X AC/DC and Interface Specifications Electrostatic Discharge Sensitivity Characteristics

Electrostatic Discharge Sensitivity Characteristics

Table 3: Electrostatic Discharge Sensitivity (ESD) Characteristics

Parameter	Symbol	Min	Max	Unit	Note
Human body model (HBM)	ESD_{HBM}	1000	-	V	1
Charged-device model (CDM)	ESD_{CDM}	250	-	V	2

- Notes: 1. Refer to ESDA/JEDEC Joint Standard JS-001-2017 for measurement procedures.
2. Refer to JESD22-A115C for measurement procedures.

Input and I/O Pin Leakage Current

Table 4: Input Leakage Current

Parameter/Condition	Symbol	Min	Max	Unit	Note
Input leakage current	I_L	-8	8	μA	1, 2, 3
CS input leakage current	I_{LCS}	-16	16	μA	4, 5

- Notes: 1. For CK_t, CK_c, WCK_t, WCK_c, CA, and RESET_n. Any input $0V \leq V_{IN} \leq V_{DDQ}$ (all other pins not under test = 0V).
2. ODT is disabled for CK_t, CK_c, WCK_t, WCK_c, and CA.
3. $V_{DD2L} = V_{DD2H}$.
4. I_{LCS} applies to CS ODT support device. For CS ODT non-support device, CS input leakage current shall meet I_L .
5. CS ODT is disabled.

Table 5: Input/Output Leakage Current

Parameter/Condition	Symbol	Min	Max	Unit	Note
Input/output leakage current	I_{OZ}	-10	10	μA	1, 2

- Notes: 1. For DQ, RDQS_t, RDQS_c, and DMI. Any I/O $0V \leq V_{OUT} \leq V_{DDQ}$.
2. I/O status is disabled; high impedance and ODTs are off and RESET_n = H.

RESET_n Signaling

Table 6: Input Level for RESET_n

Parameter	Symbol	Min	Max	Unit	Note
RESET_n V_{IH}	V_{IH_RS}	$0.8 \times V_{DD2H}$	$V_{DD2H} + 0.2$	V	1
RESET_n V_{IL}	V_{IL_RS}	-0.2	$0.2 \times V_{DD2H}$		

- Note: 1. The device uses CMOS with V_{DD2H} RESET_n signaling to ensure a stable RESET operation.



Pull-Up/Pull-Down Output Driver Characteristics and Calibration

Driver Characteristics and Calibration

This section defines the driver characteristics and calibration for all output pins (DQ, DMI, RDQS_t, and RDQS_c).

Table 7: Pull-Down Driver Characteristics and ZQ Calibration

$R_{ONPD,nom}$	Resistor	Min	Nom	Max	Unit
40 ohm	R_{ON40PD}	0.9	1	1.1	RZQ/6
48 ohm	R_{ON48PD}	0.9	1	1.1	RZQ/5
60 ohm	R_{ON60PD}	0.9	1	1.1	RZQ/4
80 ohm	R_{ON80PD}	0.9	1	1.1	RZQ/3
120 ohm	$R_{ON120PD}$	0.9	1	1.1	RZQ/2
240 ohm	$R_{ON240PD}$	0.9	1	1.1	RZQ/1

- Notes:
1. All values are after ZQ calibration. See the Valid Calibration Points table. Without ZQ calibration, R_{ONPD} values are $\pm 30\%$.
 2. R_{ONPD} limits are defined at the same voltage and temperature as when ZQ calibration is done.

Table 8: Pull-Up Characteristics With ZQ Calibration

$V_{OHPU,nom}$	$V_{OH,nom}$ (mV)	Min	Nom	Max	Unit
$V_{DDQ} \times 0.5$	250	0.9	1	1.1	$V_{OH,nom}$

- Notes:
1. All values are after ZQ calibration. Without ZQ calibration, $V_{OH,nom}$ values are $\pm 30\%$.
 2. $V_{OH,nom}$ (mV) values are based on a nominal $V_{DDQ} = 0.5V$, $V_{DD2H} = 1.05V$.
 3. V_{OHPU} limits are defined at the same voltage and temperature as when ZQ calibration is done.
 4. V_{OHPU} limits are defined for load termination that matches the SOC ODT setting (in MR17 OP[2:0]) selected at the time ZQ calibration was done. If the selected SOC ODT setting is MR17 OP[2:0] = 000b, then the V_{OHPU} limits are not defined.
 5. V_{OHPU} limits are defined as DC levels when all the DQ drivers are driving high.
 6. Assume SOC ODT is defined at typical for $V_{OHPU,nom}$.

Table 9: Valid Calibration Points

$V_{OHPU,nom}$	ODT Value					
	240	120	80	60	48	40
$V_{DDQ} \times 0.5$	VALID	VALID	VALID	VALID	VALID	VALID

- Note:
1. Once the output is calibrated for a given $V_{OH,nom}$ calibration point, the ODT value may be changed without recalibration.



LPDDR5/LPDDR5X AC/DC and Interface Specifications I_{DD} Specification Parameters and Test Conditions

Table 10: Unterminated Pull-Up Characteristics

R _{ONUNPU,nom}	Resistor	Min	Nom	Max	Unit
40 ohm	R _{ON40UNPU}	0.7	1	1.3	RZQ/6
60 ohm	R _{ON60UNPU}	0.7	1	1.3	RZQ/4
80 ohm	R _{ON80UNPU}	0.7	1	1.3	RZQ/3
120 ohm	R _{ON120UNPU}	0.7	1	1.3	RZQ/2
240 ohm	R _{ON240UNPU}	0.7	1	1.3	RZQ/1

Note: 1. R_{ONUNPU} is defined at V_{OH} = V_{DDQ}/2

I_{DD} Specification Parameters and Test Conditions

I_{DD} Measurement Conditions

The following definitions are used in the I_{DD} measurement tables unless stated otherwise:

- LOW: V_{IN} ≤ V_{IL(DC)} (MAX)
- HIGH: V_{IN} ≥ V_{IH(DC)} (MIN)
- STABLE: Inputs are stable at a HIGH or LOW level
- SWITCHING: See the following tables.

Table 11: Definition of Switching for CA Input Signals

CK_t Edge	R1	F1	R2	F2	R3	F3	R4	F4	R5	F5	R6	F6	R7	F7	R8	F8
CS	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L	L
CA0	H	L	L	L	L	H	H	H	H	L	L	L	L	H	H	H
CA1	H	H	H	L	L	L	L	H	H	H	H	L	L	L	L	H
CA2	H	L	L	L	L	H	H	H	H	L	L	L	L	H	H	H
CA3	H	H	H	L	L	L	L	H	H	H	H	L	L	L	L	H
CA4	H	L	L	L	L	H	H	H	H	L	L	L	L	H	H	H
CA5	H	H	H	L	L	L	L	H	H	H	H	L	L	L	L	H
CA6	H	L	L	L	L	H	H	H	H	L	L	L	L	H	H	H

- Notes:
1. CS must always be driven LOW.
 2. 50% of CA bus is changing between HIGH and LOW once per clock for the CA bus.
 3. The above pattern is used continuously during I_{DD} measurement for I_{DD} values that require switching on the CA bus.

Table 12: CA Pattern for I_{DD4R} for BG Mode

Clock Cycle#	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5	CA6	Note
R0	HIGH	READ	H	L	L	L	L	L	L	1
F0	LOW		L	H	H	L	L	L	L	



LPDDR5/LPDDR5X AC/DC and Interface Specifications I_{DD} Specification Parameters and Test Conditions

Table 12: CA Pattern for I_{DD4R} for BG Mode (Continued)

Clock Cycle#	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5	CA6	Note
R1	HIGH	DES	L	L	L	L	L	L	L	
F1	LOW		L	L	L	L	L	L	L	
R2	HIGH	READ	H	L	L	L	L	L	L	2
F2	LOW		L	H	L	H	L	L	L	
R3	HIGH	CAS (B3)	L	L	H	H	L	L	L	
F3	LOW		L	L	L	L	L	L	H	
R4	HIGH	READ	H	L	L	H	H	H	H	3
F4	LOW		L	H	H	L	H	H	L	
R5	HIGH	CAS (B3)	L	L	H	H	L	L	L	
F5	LOW		L	L	L	L	L	L	H	
R6	HIGH	READ	H	L	L	H	H	H	H	4
F6	LOW		L	H	L	H	H	H	L	
R7	HIGH	DES	L	L	L	L	L	L	L	
F7	LOW		L	L	L	L	L	L	L	

- Notes:
1. Pattern A is applied to DQ.
 2. Pattern B is applied to DQ.
 3. Pattern A' is applied to DQ.
 4. Pattern B' is applied to DQ.
 5. The pattern above is applied when WCK to CK frequency ratio (CKR) is 4:1 and bank organization is BG mode.

Table 13: CA Pattern for I_{DD4R} for 16B Mode

Clock Cycle#	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5	CA6	Note
R0	HIGH	READ	H	L	L	L	L	L	L	1
F0	LOW		L	H	H	L	L	L	L	
R1	HIGH	CAS (B3)	L	L	H	H	L	L	L	
F1	LOW		L	L	L	L	L	L	H	
R2	HIGH	READ	H	L	L	H	H	H	H	2
F2	LOW		L	H	H	L	H	H	L	
R3	LOW	DES	L	L	L	L	L	L	L	
F3	LOW		L	L	L	L	L	L	L	

- Notes:
1. Pattern A is applied to DQ.
 2. Pattern B is applied to DQ.
 3. The pattern above is applied when WCK to CK frequency ratio (CKR) is 4:1 and bank organization is 16B mode. In the case of CKR = 2:1, the number of DES commands is increased to match ^tCCD.



LPDDR5/LPDDR5X AC/DC and Interface Specifications I_{DD} Specification Parameters and Test Conditions

Table 14: CA Pattern for I_{DD4R} for 8B Mode

Clock Cycle#	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5	CA6	Note
R0	HIGH	READ	H	L	L	L	L	L	L	1
F0	LOW		L	H	H	L	L	L	L	
R1	LOW	DES	L	L	L	L	L	L	L	
F1	LOW		L	L	L	L	L	L	L	
R2	LOW	DES	L	L	L	L	L	L	L	2
F2	LOW		L	L	L	L	L	L	L	
R3	HIGH	CAS (B3)	L	L	H	H	L	L	L	
F3	LOW		L	L	L	L	L	L	H	
R4	HIGH	READ	H	L	L	H	H	H	H	3
F4	LOW		L	H	H	L	H	H	L	
R5	LOW	DES	L	L	L	L	L	L	L	
F5	LOW		L	L	L	L	L	L	L	
R6	LOW	DES	L	L	L	L	L	L	L	4
F6	LOW		L	L	L	L	L	L	L	
R7	LOW	DES	L	L	L	L	L	L	L	
F7	LOW		L	L	L	L	L	L	L	

- Notes:
1. Pattern A is applied to DQ.
 2. Pattern B is applied to DQ.
 3. Pattern A' is applied to DQ.
 4. Pattern B' is applied to DQ.
 5. The pattern above is applied when WCK to CK frequency ratio (CKR) is 4:1 and bank organization is 8B mode. In the case of CKR = 2:1, the number of DES commands is increased to match ^tCCD.

Table 15: CA Pattern for I_{DD4W} for BG Mode

Clock Cycle#	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5	CA6	Note
R0	HIGH	WRITE	L	H	H	L	L	L	L	1
F0	LOW		L	H	H	L	L	L	L	
R1	LOW	DES	L	L	L	L	L	L	L	
F1	LOW		L	L	L	L	L	L	L	
R2	HIGH	WRITE	L	H	H	L	L	L	L	2
F2	LOW		L	H	L	H	L	L	L	
R3	LOW	DES	L	L	L	L	L	L	L	
F3	LOW		L	L	L	L	L	L	L	
R4	HIGH	WRITE	L	H	H	H	H	H	H	1
F4	LOW		L	H	H	L	H	H	L	
R5	LOW	DES	L	L	L	L	L	L	L	
F5	LOW		L	L	L	L	L	L	L	



LPDDR5/LPDDR5X AC/DC and Interface Specifications I_{DD} Specification Parameters and Test Conditions

Table 15: CA Pattern for I_{DD4W} for BG Mode (Continued)

Clock Cycle#	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5	CA6	Note
R6	HIGH	WRITE	L	H	H	H	H	H	H	2
F6	LOW		L	H	L	H	H	H	L	
R7	LOW	DES	L	L	L	L	L	L	L	
F7	LOW		L	L	L	L	L	L	L	

- Notes:
1. Pattern A is applied to DQ.
 2. Pattern B is applied to DQ.
 3. The pattern above is applied when WCK to CK frequency ratio (CKR) is 4:1 and bank organization is BG mode.

Table 16: CA Pattern for I_{DD4W} for 16B Mode

Clock Cycle#	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5	CA6	Note
R0	HIGH	WRITE	L	H	H	L	L	L	L	1
F0	LOW		L	H	H	L	L	L	L	
R1	LOW	DES	L	L	L	L	L	L	L	
F1	LOW		L	L	L	L	L	L	L	
R2	HIGH	WRITE	L	H	H	H	H	H	H	2
F2	LOW		L	H	H	L	H	H	L	
R3	LOW	DES	L	L	L	L	L	L	L	
F3	LOW		L	L	L	L	L	L	L	

- Notes:
1. Pattern A is applied to DQ.
 2. Pattern B is applied to DQ.
 3. The pattern above is applied when WCK to CK frequency ratio (CKR) is 4:1 and bank organization is 16B mode. In the case of CKR = 2:1, the number of DES commands is increased to match ^tCCD.

Table 17: CA Pattern for I_{DD4W}, 8B Mode

Clock Cycle#	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5	CA6	Note
R0	HIGH	WRITE	L	H	H	L	L	L	L	1
F0	LOW		L	H	H	L	L	L	L	
R1	LOW	DES	L	L	L	L	L	L	L	
F1	LOW		L	L	L	L	L	L	L	
R2	LOW	DES	L	L	L	L	L	L	L	2
F2	LOW		L	L	L	L	L	L	L	
R3	LOW	DES	L	L	L	L	L	L	L	
F3	LOW		L	L	L	L	L	L	L	
R4	HIGH	WRITE	L	H	H	H	H	H	H	1
F4	LOW		L	H	H	L	H	H	L	



LPDDR5/LPDDR5X AC/DC and Interface Specifications I_{DD} Specification Parameters and Test Conditions

Table 17: CA Pattern for I_{DD4W}, 8B Mode (Continued)

Clock Cycle#	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5	CA6	Note
R5	LOW	DES	L	L	L	L	L	L	L	
F5	LOW		L	L	L	L	L	L	L	
R6	LOW	DES	L	L	L	L	L	L	L	2
F6	LOW		L	L	L	L	L	L	L	
R7	LOW	DES	L	L	L	L	L	L	L	
F7	LOW		L	L	L	L	L	L	L	

- Notes:
1. Pattern A is applied to DQ.
 2. Pattern B is applied to DQ.
 3. The pattern above is applied when WCK to CK frequency ratio (CKR) is 4:1 and bank organization is 8B mode. In the case of CKR = 2:1, the number of DES commands is increased to match ^tCCD.



LPDDR5/LPDDR5X AC/DC and Interface Specifications

I_{DD} Specification Parameters and Test Conditions

Data Pattern DBI Off

Table 18: Data Patterns I_{DD4R} at DBI Off

Type	BL	DQ's – I _{DD4R} DBI Off									# of 1's
		DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
Pattern A	BL0	1	1	1	1	1	1	1	1	0	8
	BL1	1	1	1	1	0	0	0	0	0	4
	BL2	0	0	0	0	0	0	0	0	0	0
	BL3	0	0	0	0	1	1	1	1	0	4
	BL4	0	0	0	0	0	0	1	1	0	2
	BL5	0	0	0	0	1	1	1	1	0	4
	BL6	1	1	1	1	1	1	0	0	0	6
	BL7	1	1	1	1	0	0	0	0	0	4
	BL8	1	1	1	1	1	1	1	1	0	8
	BL9	1	1	1	1	0	0	0	0	0	4
	BL10	0	0	0	0	0	0	0	0	0	0
	BL11	0	0	0	0	1	1	1	1	0	4
	BL12	0	0	0	0	0	0	1	1	0	2
	BL13	0	0	0	0	1	1	1	1	0	4
	BL14	1	1	1	1	1	1	0	0	0	6
	BL15	1	1	1	1	0	0	0	0	0	4
Pattern B	BL0	1	1	1	1	1	1	0	0	0	6
	BL1	1	1	1	1	0	0	0	0	0	4
	BL2	0	0	0	0	0	0	1	1	0	2
	BL3	0	0	0	0	1	1	1	1	0	4
	BL4	0	0	0	0	0	0	0	0	0	0
	BL5	0	0	0	0	1	1	1	1	0	4
	BL6	1	1	1	1	1	1	1	1	0	8
	BL7	1	1	1	1	0	0	0	0	0	4
	BL8	0	0	0	0	0	0	1	1	0	2
	BL9	0	0	0	0	1	1	1	1	0	4
	BL10	1	1	1	1	1	1	0	0	0	6
	BL11	1	1	1	1	0	0	0	0	0	4
	BL12	1	1	1	1	1	1	1	1	0	8
	BL13	1	1	1	1	0	0	0	0	0	4
	BL14	0	0	0	0	0	0	0	0	0	0
	BL15	0	0	0	0	1	1	1	1	0	4



LPDDR5/LPDDR5X AC/DC and Interface Specifications

I_{DD} Specification Parameters and Test Conditions

Table 18: Data Patterns I_{DD4R} at DBI Off (Continued)

DQ's – I _{DD4R} DBI Off											# of 1's
Type	BL	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
Pattern A'	BL0	1	1	1	1	1	1	1	1	0	8
	BL1	1	1	1	1	0	0	0	0	0	4
	BL2	0	0	0	0	0	0	0	0	0	0
	BL3	0	0	0	0	1	1	1	1	0	4
	BL4	0	0	0	0	0	0	1	1	0	2
	BL5	0	0	0	0	1	1	1	1	0	4
	BL6	1	1	1	1	1	1	0	0	0	6
	BL7	1	1	1	1	0	0	0	0	0	4
	BL8	1	1	1	1	1	1	1	1	0	8
	BL9	1	1	1	1	0	0	0	0	0	4
	BL10	0	0	0	0	0	0	0	0	0	0
	BL11	0	0	0	0	1	1	1	1	0	4
	BL12	0	0	0	0	0	0	1	1	0	2
	BL13	0	0	0	0	1	1	1	1	0	4
	BL14	1	1	1	1	1	1	0	0	0	6
	BL15	1	1	1	1	0	0	0	0	0	4
Pattern B'	BL0	0	0	0	0	0	0	1	1	0	2
	BL1	0	0	0	0	1	1	1	1	0	4
	BL2	1	1	1	1	1	1	0	0	0	6
	BL3	1	1	1	1	0	0	0	0	0	4
	BL4	1	1	1	1	1	1	1	1	0	8
	BL5	1	1	1	1	0	0	0	0	0	4
	BL6	0	0	0	0	0	0	0	0	0	0
	BL7	0	0	0	0	1	1	1	1	0	4
	BL8	1	1	1	1	1	1	0	0	0	6
	BL9	1	1	1	1	0	0	0	0	0	4
	BL10	0	0	0	0	0	0	1	1	0	2
	BL11	0	0	0	0	1	1	1	1	0	4
	BL12	0	0	0	0	0	0	0	0	0	0
	BL13	0	0	0	0	1	1	1	1	0	4
	BL14	1	1	1	1	1	1	1	1	0	8
	BL15	1	1	1	1	0	0	0	0	0	4
# of 1's		32	32	32	32	32	32	32	32	0	

- Notes: 1. Pattern A' is defined by B3 ordering change based on pattern A.
 2. Pattern B' is defined by B3 ordering change based on pattern B.



LPDDR5/LPDDR5X AC/DC and Interface Specifications

I_{DD} Specification Parameters and Test Conditions

Table 19: Data Patterns I_{DD4W} at DBI Off

DQ's – I _{DD4W} DBI Off											# of 1's
Type	BL	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
Pattern A	BL0	1	1	1	1	1	1	1	1	0	8
	BL1	1	1	1	1	0	0	0	0	0	4
	BL2	0	0	0	0	0	0	0	0	0	0
	BL3	0	0	0	0	1	1	1	1	0	4
	BL4	0	0	0	0	0	0	1	1	0	2
	BL5	0	0	0	0	1	1	1	1	0	4
	BL6	1	1	1	1	1	1	0	0	0	6
	BL7	1	1	1	1	0	0	0	0	0	4
	BL8	1	1	1	1	1	1	1	1	0	8
	BL9	1	1	1	1	0	0	0	0	0	4
	BL10	0	0	0	0	0	0	0	0	0	0
	BL11	0	0	0	0	1	1	1	1	0	4
	BL12	0	0	0	0	0	0	1	1	0	2
	BL13	0	0	0	0	1	1	1	1	0	4
	BL14	1	1	1	1	1	1	0	0	0	6
	BL15	1	1	1	1	0	0	0	0	0	4
Pattern B	BL0	1	1	1	1	1	1	0	0	0	6
	BL1	1	1	1	1	0	0	0	0	0	4
	BL2	0	0	0	0	0	0	1	1	0	2
	BL3	0	0	0	0	1	1	1	1	0	4
	BL4	0	0	0	0	0	0	0	0	0	0
	BL5	0	0	0	0	1	1	1	1	0	4
	BL6	1	1	1	1	1	1	1	1	0	8
	BL7	1	1	1	1	0	0	0	0	0	4
	BL8	0	0	0	0	0	0	1	1	0	2
	BL9	0	0	0	0	1	1	1	1	0	4
	BL10	1	1	1	1	1	1	0	0	0	6
	BL11	1	1	1	1	0	0	0	0	0	4
	BL12	1	1	1	1	1	1	1	1	0	8
	BL13	1	1	1	1	0	0	0	0	0	4
	BL14	0	0	0	0	0	0	0	0	0	0
	BL15	0	0	0	0	1	1	1	1	0	4
# of 1's		16	16	16	16	16	16	16	16	0	



LPDDR5/LPDDR5X AC/DC and Interface Specifications

I_{DD} Specification Parameters and Test Conditions

Data Pattern DBI On

Table 20: Data Patterns I_{DD4R} at DBI On

Type	BL	DQ's – IDD4R DBI On									# of 1's
		DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
Pattern A	BL0	0	0	0	0	0	0	0	0	1	1
	BL1	1	1	1	1	0	0	0	0	0	4
	BL2	0	0	0	0	0	0	0	0	0	0
	BL3	0	0	0	0	1	1	1	1	0	4
	BL4	0	0	0	0	0	0	1	1	0	2
	BL5	0	0	0	0	1	1	1	1	0	4
	BL6	0	0	0	0	0	0	1	1	1	3
	BL7	1	1	1	1	0	0	0	0	0	4
	BL8	0	0	0	0	0	0	0	0	1	1
	BL9	1	1	1	1	0	0	0	0	0	4
	BL10	0	0	0	0	0	0	0	0	0	0
	BL11	0	0	0	0	1	1	1	1	0	4
	BL12	0	0	0	0	0	0	1	1	0	2
	BL13	0	0	0	0	1	1	1	1	0	4
	BL14	0	0	0	0	0	0	1	1	1	3
	BL15	1	1	1	1	0	0	0	0	0	4
Pattern B	BL0	0	0	0	0	0	0	1	1	1	3
	BL1	1	1	1	1	0	0	0	0	0	4
	BL2	0	0	0	0	0	0	1	1	0	2
	BL3	0	0	0	0	1	1	1	1	0	4
	BL4	0	0	0	0	0	0	0	0	0	0
	BL5	0	0	0	0	1	1	1	1	0	4
	BL6	0	0	0	0	0	0	0	0	1	1
	BL7	1	1	1	1	0	0	0	0	0	4
	BL8	0	0	0	0	0	0	1	1	0	2
	BL9	0	0	0	0	1	1	1	1	0	4
	BL10	0	0	0	0	0	0	1	1	1	3
	BL11	1	1	1	1	0	0	0	0	0	4
	BL12	0	0	0	0	0	0	0	0	1	1
	BL13	1	1	1	1	0	0	0	0	0	4
	BL14	0	0	0	0	0	0	0	0	0	0
	BL15	0	0	0	0	1	1	1	1	0	4



LPDDR5/LPDDR5X AC/DC and Interface Specifications

IDD Specification Parameters and Test Conditions

Table 20: Data Patterns IDD4R at DBI On (Continued)

DQ's - IDD4R DBI On											# of 1's
Type	BL	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
Pattern A'	BL0	0	0	0	0	0	0	0	0	1	1
	BL1	1	1	1	1	0	0	0	0	0	4
	BL2	0	0	0	0	0	0	0	0	0	0
	BL3	0	0	0	0	1	1	1	1	0	4
	BL4	0	0	0	0	0	0	1	1	0	2
	BL5	0	0	0	0	1	1	1	1	0	4
	BL6	0	0	0	0	0	0	1	1	1	3
	BL7	1	1	1	1	0	0	0	0	0	4
	BL8	0	0	0	0	0	0	0	0	1	1
	BL9	1	1	1	1	0	0	0	0	0	4
	BL10	0	0	0	0	0	0	0	0	0	0
	BL11	0	0	0	0	1	1	1	1	0	4
	BL12	0	0	0	0	0	0	1	1	0	2
	BL13	0	0	0	0	1	1	1	1	0	4
	BL14	0	0	0	0	0	0	1	1	1	3
	BL15	1	1	1	1	0	0	0	0	0	4
Pattern B'	BL0	0	0	0	0	0	0	1	1	0	2
	BL1	0	0	0	0	1	1	1	1	0	4
	BL2	0	0	0	0	0	0	1	1	1	3
	BL3	1	1	1	1	0	0	0	0	0	4
	BL4	0	0	0	0	0	0	0	0	1	1
	BL5	1	1	1	1	0	0	0	0	0	4
	BL6	0	0	0	0	0	0	0	0	0	0
	BL7	0	0	0	0	1	1	1	1	0	4
	BL8	0	0	0	0	0	0	1	1	1	3
	BL9	1	1	1	1	0	0	0	0	0	4
	BL10	0	0	0	0	0	0	1	1	0	2
	BL11	0	0	0	0	1	1	1	1	0	4
	BL12	0	0	0	0	0	0	0	0	0	0
	BL13	0	0	0	0	1	1	1	1	0	4
	BL14	0	0	0	0	0	0	0	0	1	1
	BL15	1	1	1	1	0	0	0	0	0	4
# of 1's		16	16	16	16	16	16	32	32	16	

- Notes:
1. Pattern A' is defined by B3 ordering change based on pattern A.
 2. Pattern B' is defined by B3 ordering change based on pattern B.



LPDDR5/LPDDR5X AC/DC and Interface Specifications

I_{DD} Specification Parameters and Test Conditions

Table 21: Data Patterns I_{DD4W} at DBI On

DQ's – IDD4W DBI On											# of 1's
Type	BL	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	
Pattern A	BL0	0	0	0	0	0	0	0	0	1	1
	BL1	1	1	1	1	0	0	0	0	0	4
	BL2	0	0	0	0	0	0	0	0	0	0
	BL3	0	0	0	0	1	1	1	1	0	4
	BL4	0	0	0	0	0	0	1	1	0	2
	BL5	0	0	0	0	1	1	1	1	0	4
	BL6	0	0	0	0	0	0	1	1	1	3
	BL7	1	1	1	1	0	0	0	0	0	4
	BL8	0	0	0	0	0	0	0	0	1	1
	BL9	1	1	1	1	0	0	0	0	0	4
	BL10	0	0	0	0	0	0	0	0	0	0
	BL11	0	0	0	0	1	1	1	1	0	4
	BL12	0	0	0	0	0	0	1	1	0	2
	BL13	0	0	0	0	1	1	1	1	0	4
	BL14	0	0	0	0	0	0	1	1	1	3
	BL15	1	1	1	1	0	0	0	0	0	4
Pattern B	BL0	0	0	0	0	0	0	1	1	1	3
	BL1	1	1	1	1	0	0	0	0	0	4
	BL2	0	0	0	0	0	0	1	1	0	2
	BL3	0	0	0	0	1	1	1	1	0	4
	BL4	0	0	0	0	0	0	0	0	0	0
	BL5	0	0	0	0	1	1	1	1	0	4
	BL6	0	0	0	0	0	0	0	0	1	1
	BL7	1	1	1	1	0	0	0	0	0	4
	BL8	0	0	0	0	0	0	1	1	0	2
	BL9	0	0	0	0	1	1	1	1	0	4
	BL10	0	0	0	0	0	0	1	1	1	3
	BL11	1	1	1	1	0	0	0	0	0	4
	BL12	0	0	0	0	0	0	0	0	1	1
	BL13	1	1	1	1	0	0	0	0	0	4
	BL14	0	0	0	0	0	0	0	0	0	0
	BL15	0	0	0	0	1	1	1	1	0	4
# of 1's		8	8	8	8	8	8	16	16	8	



LPDDR5/LPDDR5X AC/DC and Interface Specifications

I_{DD} Specification Parameters and Test Conditions

I_{DD} Specifications

Table 22: I_{DD} Specifications

Parameter/Condition	Symbol	Power Supply	Note
Operating one bank active-precharge current: t ^{CK} = t ^{CK,min} ; t ^{RC} = t ^{RC,min} ; CS is LOW between valid commands; CA bus inputs are switching; Data bus inputs are stable; RDQS _t is stable (if Link ECC is enabled) ODT disabled; WCK inputs are stable	I _{DD01}	V _{DD1}	9
	I _{DD02H}	V _{DD2H}	
	I _{DD02L}	V _{DD2L}	
	I _{DD0Q}	V _{DDQ}	3
Idle power-down standby current: t ^{CK} = t ^{CK,min} ; POWER-DOWN command is issued; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stable; RDQS _t is stable (if Link ECC is enabled) ODT is disabled WCK inputs are stable	I _{DD2P1}	V _{DD1}	
	I _{DD2P2H}	V _{DD2H}	
	I _{DD2P2L}	V _{DD2L}	
	I _{DD2PQ}	V _{DDQ}	3
Idle power-down standby current with clock stop: CK _t = LOW, CK _c = HIGH; CS is LOW; All banks are idle; CA bus inputs are stable; Data bus inputs are stable; RDQS _t is stable (if Link ECC is enabled); ODT is disabled; WCK inputs are stable	I _{DD2PS1}	V _{DD1}	
	I _{DD2PS2H}	V _{DD2H}	
	I _{DD2PS2L}	V _{DD2L}	
	I _{DD2PSQ}	V _{DDQ}	3
Idle non power-down standby current: t ^{CK} = t ^{CK,min} ; CS is LOW; All banks are idle; CA bus inputs are switching; Data bus inputs are stable; RDQS _t is stable (if Link ECC is enabled); ODT is disabled; WCK inputs are stable	I _{DD2N1}	V _{DD1}	
	I _{DD2N2H}	V _{DD2H}	
	I _{DD2N2L}	V _{DD2L}	
	I _{DD2NQ}	V _{DDQ}	3
Idle non power-down standby current with clock stop: CK _t = LOW, CK _c = HIGH; CS is LOW; All banks are idle; CA bus inputs are stable; Data bus inputs are stable; RDQS _t is stable (if Link ECC is enabled); ODT is disabled; WCK inputs are stable	I _{DD2NS1}	V _{DD1}	
	I _{DD2NS2H}	V _{DD2H}	
	I _{DD2NS2L}	V _{DD2L}	
	I _{DD2NSQ}	V _{DDQ}	3
Active power-down standby current: t ^{CK} = t ^{CK,min} ; CS is LOW; One bank is active; POWER-DOWN ENTRY command is issued; CA bus inputs are switching; Data bus inputs are stable; RDQS _t is stable (if Link ECC is enabled); ODT is disabled; WCK inputs are stable	I _{DD3P1}	V _{DD1}	9
	I _{DD3P2H}	V _{DD2H}	
	I _{DD3P2L}	V _{DD2L}	
	I _{DD3PQ}	V _{DDQ}	3
Active power-down standby current with clock stop: CK _t = LOW, CK _c = HIGH; CS is LOW; One bank is active; CA bus inputs are stable; Data bus inputs are stable; RDQS _t is stable (if Link ECC is enabled); ODT is disabled; WCK inputs are stable and static	I _{DD3PS1}	V _{DD1}	9
	I _{DD3PS2H}	V _{DD2H}	
	I _{DD3PS2L}	V _{DD2L}	8, 9
	I _{DD3PSQ}	V _{DDQ}	4
Active non power-down standby current: t ^{CK} = t ^{CK,min} ; CS is LOW; One bank is active; CA bus inputs are switching; Data bus inputs are stable; RDQS _t is stable (if Link ECC is enabled); ODT is disabled; WCK inputs are stable and static	I _{DD3N1}	V _{DD1}	9
	I _{DD3N2H}	V _{DD2H}	
	I _{DD3N2L}	V _{DD2L}	8, 9
	I _{DD3NQ}	V _{DDQ}	4
Active non power-down standby current with clock stop: CK _t = LOW, CK _c = HIGH; CS is LOW; One bank is active; CA bus inputs are stable; Data bus inputs are stable; RDQS _t is stable (if Link ECC is enabled); ODT is disabled; WCK inputs are stable and static	I _{DD3NS1}	V _{DD1}	9
	I _{DD3NS2H}	V _{DD2H}	
	I _{DD3NS2L}	V _{DD2L}	8, 9
	I _{DD3NSQ}	V _{DDQ}	4



LPDDR5/LPDDR5X AC/DC and Interface Specifications

I_{DD} Specification Parameters and Test Conditions

Table 22: I_{DD} Specifications (Continued)

Parameter/Condition	Symbol	Power Supply	Note
Operating burst READ current BG mode: $t_{CK} = t_{CK,min}$; $t_{WCK} = t_{WCK,min}$; CS is LOW between valid commands One bank in each bank group 1 and 2 is active; BL = 16 or 32; RL = RL,min; CA bus inputs are switching; 50% data change each burst transfer; ODT is disabled	I _{DD4R1}	V _{DD1}	
	I _{DD4R2H}	V _{DD2H}	
	I _{DD4R2L}	V _{DD2L}	8
	I _{DD4RQ}	V _{DDQ}	5
Operating burst READ current 8B/16B mode: $t_{CH} = t_{CK,min}$; $t_{WCK} = t_{WCK,min}$; CS is LOW between valid commands One banks is active; BL = 16 or 32 for 16B, BL32 for 8B; RL = RL,min; CA bus inputs are switching; 50% data change each burst transfer; ODT is disabled	I _{DD4R1}	V _{DD1}	
	I _{DD4R2H}	V _{DD2H}	
	I _{DD4R2L}	V _{DD2L}	8
	I _{DD4RQ}	V _{DDQ}	5
Operating burst WRITE current BG mode: $t_{CK} = t_{CK,min}$; $t_{WCK} = t_{WCK,min}$; CS is LOW between valid commands One bank in each bank group 1 and 2 is active; BL = 16 or 32; W L = WL,min; CA bus inputs are switching; 50% data change each burst transfer; RDQS _t is stable (if Link ECC is enabled); ODT is disabled	I _{DD4W1}	V _{DD1}	
	I _{DD4W2H}	V _{DD2H}	
	I _{DD4W2L}	V _{DD2L}	8
	I _{DD4WQ}	V _{DDQ}	4
Operating burst WRITE current 8B/16B mode: $t_{CH} = t_{CK,min}$; $t_{WCK} = t_{WCK,min}$; CS is LOW between valid commands One banks is active; BL = 16 or 32 for 16B, BL32 for 8B; WL = WL,min; CA bus inputs are switching; 50% data change each burst transfer; RDQS _t is stable (if Link ECC is enabled); ODT is disabled	I _{DD4W1}	V _{DD1}	
	I _{DD4W2H}	V _{DD2H}	
	I _{DD4W2L}	V _{DD2L}	8
	I _{DD4WQ}	V _{DDQ}	4
All-bank REFRESH burst current: $t_{CH} = t_{CK,min}$; CS is LOW between valid commands; $t_{RC} = t_{RFCab,min}$; Burst refresh; CA bus inputs are switching; Data bus inputs are stable; ODT is disabled; WCK inputs are stable and static	I _{DD51}	V _{DD1}	
	I _{DD52H}	V _{DD2H}	
	I _{DD52L}	V _{DD2L}	8
	I _{DD5Q}	V _{DDQ}	4
All-bank REFRESH average current: $t_{CH} = t_{CK,min}$; CS is LOW between valid commands; $t_{RC} = t_{REFI}$; CA bus inputs are switching; Data bus inputs are stable; RDQS _t is stable (if Link ECC is enabled); ODT is disabled; WCK inputs are stable and static	I _{DD5AB1}	V _{DD1}	
	I _{DD5AB2H}	V _{DD2H}	
	I _{DD5AB2L}	V _{DD2L}	8
	I _{DD5ABQ}	V _{DDQ}	4
Per-bank REFRESH average current: $t_{CH} = t_{CK,min}$; CS is LOW between valid commands; $t_{RC} = t_{REFI}/8$; CA bus inputs are switching; Data bus inputs are stable; RDQS _t is stable (if Link ECC is enabled); ODT is disabled; WCK inputs are stable and static	I _{DD5PB1}	V _{DD1}	
	I _{DD5PB2H}	V _{DD2H}	
	I _{DD5PB2L}	V _{DD2L}	8
	I _{DD5PBQ}	V _{DDQ}	4
Power-down self refresh current: CK _t = LOW, CK _c = HIGH; CS is LOW; CA bus inputs are stable; Data bus inputs are stable; Data bus inputs are stable; RDQS _t is stable (if Link ECC is enabled); ODT is disabled; WCK inputs are stable and static	I _{DD61}	V _{DD1}	6, 7
	I _{DD62H}	V _{DD2H}	
	I _{DD62L}	V _{DD2L}	4, 6, 7
	I _{DD6Q}	V _{DDQ}	



LPDDR5/LPDDR5X AC/DC and Interface Specifications AC and DC Input/Output Measurement Levels

Table 22: I_{DD} Specifications (Continued)

Parameter/Condition	Symbol	Power Supply	Note
Deep-sleep mode current: CK _t = LOW, CK _c = HIGH; CS is LOW; CA bus inputs are stable; Data bus inputs are stable; RDQS _t is stable (if Link ECC is enabled); ODT is disabled; WCK inputs are stable and static	I _{DD6DS1}	V _{DD1}	6, 7
	I _{DD6DS2H}	V _{DD2H}	
	I _{DD6DS2L}	V _{DD2L}	
	I _{DD6DSQ}	V _{DDQ}	4, 6, 7


- Notes:
1. Published I_{DD} values are the maximum IDD values considering the worst case conditions of process, temperature, and voltage.
 2. ODT disabled MR11 op[6:4] = 000b
 3. I_{DD} current specifications are tested after the device is properly initialized.
 4. Measured currents are the summation of V_{DDQ} and V_{DD2H}/V_{DD2L}.
 5. Guaranteed by design with an output load = 5pF and R_{ON} = 40 ohm.
 6. The 1x self refresh rate is the rate that the LPDDR5 device is refreshed internally during self refresh before going into the elevated temperature range.
 7. This is the general definition that applies to full-array self refresh.
 8. When MR13 OP[7] is high, single V_{DD2} rail, V_{DD2L} current shall be added to V_{DD2H} current.
 9. I_{DD} values can be different according to the bank organization set by MR3 OP[4:3].
 10. When DVFS is enabled, the minimum t_{CK} shall be set by following the DVFS operating frequency.

AC and DC Input/Output Measurement Levels

Driver Output Timing Reference load

Timing reference loads are not intended to be precise representations of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions. Generally, one or more coaxial transmission lines are terminated at the test electronics.

Figure 5: Driver Output Reference Load for Timing and Slew Rate





LPDDR5/LPDDR5X AC/DC and Interface Specifications AC and DC Input/Output Measurement Levels

Single-Ended Output Slew Rate

Figure 6: Single-Ended Output Slew Rate




Table 23: Output Slew Rate (Single-Ended)

Parameter	Symbol	Min	Max	Unit	Note
Single-ended output slew rate	SRQse	TBD	TBD	V/ns	1
Output slew rate matching ratio (rise to fall)	–	TBD	TBD		

- Notes:
- Definitions for the table: SR = slew rate, Q = query output (like in DQ, which stands for data-in query output), se = single-ended signals.
 - Measured with output reference load.
 - The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.
 - The output slew rate for falling and rising edges is defined and measured between $V_{OH} \times \text{TBD}$ and $V_{OH} \times \text{TBD}$.
 - Slew rates are measured under average SSO conditions with 50% of DQ signals per data byte switching.
 - The parameters for single ended apply to RDQS_t and RDQS_c when either RDQS_t or RDQS_c is disabled.



LPDDR5/LPDDR5X AC/DC and Interface Specifications AC and DC Input/Output Measurement Levels

Differential Output Slew Rate

Figure 7: Differential Output Slew Rate





Table 24: Differential Output Slew Rate

Parameter	Symbol	Min	Max	Unit	Note
Differential output slew rate	SRQdiff	TBD	TBD	V/ns	1, 2, 3

- Notes:
1. The output slew rate for falling and rising edges is defined and measured between $-V_{OH}$ x TBD and V_{OH} x TBD.
 2. Slew rates are measured using a unit step signal which makes a full swing signal under average SSO conditions, with 50% of DQ signals per data byte switching. Because a high capacitance load reduces $V_{OH(AC)}$ at high frequency close to Fmax, the signal using PRBS data pattern may not achieve a full swing at such conditions.
 3. These values are measured with output reference load, as shown in the figure below, or guaranteed by design.





LPDDR5/LPDDR5X AC/DC and Interface Specifications Differential Mode Input Voltage for CK

AC Overshoot/Undershoot


Table 25: AC Overshoot/Undershoot

Parameter	Min/Max	Value	Unit
Maximum peak amplitude allowed for overshoot area	Max	0.35	V
Maximum peak amplitude allowed for undershoot area	Max	0.35	V
Maximum overshoot area above V_{DD}/V_{DDQ}	Max	0.8	V-ns
Maximum undershoot area below V_{SS}	Max	0.8	V-ns

Table 26: AC Overshoot/Undershoot for LVSTL

Parameter	Min/Max	Data Rate (Mb/s)				Unit
		1600	3200	5500	6400	
Maximum peak amplitude allowed for overshoot area	Max	0.3	0.3	0.3	0.3	V
Maximum peak amplitude allowed for undershoot area	Max	0.3	0.3	0.3	0.3	V
Maximum overshoot area above V_{DD2H}/V_{DDQ}	Max	0.1	0.1	0.1	0.1	V-ns
Maximum undershoot area above V_{SS}	Max	0.1	0.1	0.1	0.1	V-ns

Figure 8: Overshoot and Undershoot Definition



- Notes:
1. V_{DD} is V_{DD2H} for CA[6:0], CK_t/c, CS, and RESET_n. V_{DD} is V_{DDQ} for DQ, DMI, RDQS_t, and WCK_t/c.
 2. Maximum peak amplitude values are referenced from actual V_{DD} and V_{SS} values.
 3. Maximum area values are referenced from maximum operating V_{DD} and V_{SS} values.

Differential Mode Input Voltage for CK

Differential Input Voltage for CK

The minimum input voltage needed to satisfy both the $V_{\text{indiff_CK}}$ and $V_{\text{indiff_CK}}/2$ specification at the input receiver and their measurement period is 1^tCK . $V_{\text{indiff_CK}}$ is the peak-to-peak voltage centered on 0 volts differential and $V_{\text{indiff_CK}}/2$ is max and min peak voltage from 0V.



LPDDR5/LPDDR5X AC/DC and Interface Specifications

Differential Mode Input Voltage for CK

Figure 9: CK Differential Input Voltage Definition




Table 27: CK Differential Input Voltage Timing

Parameter	Symbol	Clock Frequency						Unit	Note
		266 MHz		533 MHz		800 MHz			
		Min	Max	Min	Max	Min	Max		
CK differential input voltage	V _{indiff_CK}	350	–	350	–	350	–	mV	1, 2

- Notes: 1. Refer to the latency table to match the clock rate to the data rate.
 2. The peak voltage of differential CK signals is calculated in the following equation.

$$V_{\text{indiff_CK}} = (\text{Max peak voltage}) - (\text{Min peak voltage})$$

$$\text{Max peak voltage} = \text{Max}(f(t))$$

$$\text{Min peak voltage} = \text{Min}(f(t))$$

$$f(t) = V_{\text{CK_t}} - V_{\text{CK_c}}$$


Single-Ended Input Voltage for CK

The minimum input voltage needed to satisfy both $V_{\text{inse_CK}}$, $V_{\text{inse_CK}}$ High/Low specification at the input receiver.



LPDDR5/LPDDR5X AC/DC and Interface Specifications Differential Mode Input Voltage for CK

Figure 10: Clock Single-Ended Input Voltage



Note: 1. TBD is the LPDDR5 SDRAM internal setting value determined by V_{REF} training.

Table 28: Clock Single-Ended Input Voltage

Parameter	Symbol	Clock Frequency						Unit	Note
		266 MHz		533 MHz		800 MHz			
		Min	Max	Min	Max	Min	Max		
Clock single-ended input voltage	Vinse_CK	175	–	175	–	175	–	mV	
Clock single-ended input voltage HIGH from TBD	Vinse_CK_High	87.5	–	87.5	–	87.5	–	mV	
Clock single-ended input voltage LOW from TBD	Vinse_CK_Low	87.5	–	87.5	–	87.5	–	mV	

Peak Voltage Calculation Method


The peak voltage of differential clock signals are calculated in the following equation.

- $V_{IH,DIFF_{peak}}$ voltage = $\text{Max}(f(t))$
- $V_{IL,DIFF_{peak}}$ voltage = $\text{Min}(f(t))$
- $f(t) = V_{CK_t} - V_{CK_c}$



LPDDR5/LPDDR5X AC/DC and Interface Specifications Differential Mode Input Voltage for CK

Figure 11: Definition of Differential Clock Peak Voltage




Note: 1. TBD is the LPDDR5 SDRAM internal setting value determined by V_{REF} training.

Differential Input Slew Rate Definition for CK

The input slew rate for differential signals (CK_t, CK_c) is defined and measured in the following figure and tables.

Figure 12: Differential Input Slew Rate Definition for CK_t, CK_c



- Notes:
1. The differential signal rising edge slope from V_{ILdiff_CK} to V_{IHdiff_CK} must be monotonic.
 2. The differential signal falling edge slope from V_{IHdiff_CK} to V_{ILdiff_CK} must be monotonic.



LPDDR5/LPDDR5X AC/DC and Interface Specifications

Differential Mode Input Voltage for CK

Table 29: Differential Input Slew Rate Definition for CK_t, CK_c

Parameter	From	To	Defined by
Differential input slew rate for rising edge (CK_t-CK_c)	V_{ILdiff_CK}	V_{IHdiff_CK}	$ V_{ILdiff_CK} - V_{IHdiff_CK} /\Delta TR_{diff}$
Differential input slew rate for falling edge (CK_t-CK_c)	V_{IHdiff_CK}	V_{ILdiff_CK}	$ V_{ILdiff_CK} - V_{IHdiff_CK} /\Delta TF_{diff}$

Table 30: Differential Input Level for CK_t, CK_c

Parameter	Symbol	Clock Frequency						Unit	Note
		266 MHz		533 MHz		800 MHz			
		Min	Max	Min	Max	Min	Max		
Differential input HIGH	V _{IHdiff_CK}	145	–	145	–	145	–	mV	
Differential input LOW	V _{ILdiff_CK}	–	145	–	145	–	145	mV	

Table 31: Differential Input Slew Rate for CK_t, CK_c

Parameter	Symbol	Clock Frequency						Unit	Note
		266 MHz		533 MHz		800 MHz			
		Min	Max	Min	Max	Min	Max		
Differential input slew rate for CK	SRIdiff_CK	2	14	2	14	2	14	V/ns	


Differential Input Cross Point Voltage for CK

The cross point voltage of differential input signals (CK_t, CK_c) must meet the requirements in the following table. The differential input cross point voltage V_{IX} is measured from the actual cross point of true and complimentary signals to the mid level that is TBD.



LPDDR5/LPDDR5X AC/DC and Interface Specifications Differential Mode Input Voltage for WCK

Figure 13: Differential Input Cross Point Slew Rate Definition for CK_t, CK_c



Note: 1. The base level of $V_{IX_CK_FR}/V_{IX_CK_RF}$ is TBD that is LPDDR5 SDRAM internal setting value by V_{REF} training.

Table 32: Cross Point Voltage for Differential Input Signals (CK)

Parameter	Symbol	Clock Frequency						Unit	Note
		266 MHz		533 MHz		800 MHz			
		Min	Max	Min	Max	Min	Max		
CK differential input cross point voltage ratio	V _{IX-CK_ratio}	–	25	–	25	–	25	%	1, 2

Notes: 1. $V_{IX_CK_ratio}$ is defined by this equation: $V_{IX_CK_ratio} = V_{IX_CK_FR}/|Min(f(t))|$
 2. $V_{IX_CK_ratio}$ is defined by this equation: $V_{IX_CK_ratio} = V_{IX_CK_RF}/Max(f(t))$

Differential Mode Input Voltage for WCK


Differential Input Voltage for WCK

The minimum input voltage needed to satisfy both the V_{indiff_WCK} and $V_{indiff_WCK}/2$ specification at the input receiver. Their measurement period is 1^tWCK . V_{indiff_WCK} is the peak-to-peak voltage centered on 0 volts differential and $V_{indiff_WCK}/2$ is max and min peak voltage from 0V.



LPDDR5/LPDDR5X AC/DC and Interface Specifications Differential Mode Input Voltage for WCK

Figure 15: WCK Single-Ended Input Voltage



Note: 1. TBD is the LPDDR5 SDRAM internal setting value by V_{REF} training.

Table 34: WCK Single-Ended Input Voltage

Parameter	Symbol	WCK Rate (MHz)												Unit	Note
		800		1066		1600		2133		2750		3200			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
WCK Single-ended input Voltage	Vinse_WCK	150	–	150	–	150	–	140	–	TBD	–	TBD	–	mV	
WCK Single-ended input Voltage High from TBD	Vinse_WCK_High	75	–	75	–	75	–	70	–	TBD	–	TBD	–		
WCK Single-ended input Voltage Low from TBD	Vinse_WCK_Low	75	–	75	–	75	–	70	–	TBD	–	TBD	–		

Peak Voltage Calculation Method


The peak voltage of Differential Clock signals are calculated in the following equation.

- $V_{IH,DIFF_{peak}}$ voltage = $\text{Max}(f(t))$
- $V_{IL,DIFF_{peak}}$ voltage = $\text{Min}(f(t))$
- $f(t) = V_{WCK_t} - V_{WCK_c}$



LPDDR5/LPDDR5X AC/DC and Interface Specifications Differential Mode Input Voltage for WCK

Figure 16: Definition of Differential WCK Clock Peak Voltage




Note: 1. V_{cent} is the LPDDR5 SDRAM internal setting value determined by V_{REF} training.

Differential Input Slew Rate Definition for WCK

Input slew rates for differential signals (WCK_t, WCK_c) are defined and measured as shown in the following figure and tables.

Figure 17: Differential Input Slew Rate Definition for WCK_t, WCK_c



Notes: 1. The differential signal rising edge slope from V_{ILdiff_WCK} to V_{IHdiff_WCK} must be monotonic.



LPDDR5/LPDDR5X AC/DC and Interface Specifications

Differential Mode Input Voltage for WCK

2. The differential signal falling edge slope from V_{IHdiff_WCK} to V_{ILdiff_WCK} must be monotonic.

Table 35: Differential Input Slew Rate Definition for WCK_t, WCK_c

Parameter	From	To	Defined by
Differential input slew rate for rising edge (WCK_t-WCK_c)	V_{ILdiff_WCK}	V_{IHdiff_WCK}	$ V_{ILdiff_WCK} - V_{IHdiff_WCK} /\Delta TR_{diff}$
Differential input slew rate for falling edge (WCK_t-WCK_c)	V_{IHdiff_WCK}	V_{ILdiff_WCK}	$ V_{ILdiff_WCK} - V_{IHdiff_WCK} /\Delta TF_{diff}$

Table 36: Differential Input Level for WCK_t, WCK_c

Parameter	Symbol	WCK Rate (MHz)												Unit
		800		1066		1600		2133		2750		3200		
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Differential input HIGH	V _{IHdiff_WCK}	120	–	120	–	120	–	100	–	TBD	–	TBD	–	mV
Differential input LOW	V _{ILdiff_WCK}	–	120	–	120	–	120	–	100	–	TBD	–	TBD	

Table 37: Differential Input Slew Rate for WCK_t, WCK_c

Parameter	Symbol	WCK Rate (MHz)												Unit
		800		1066		1600		2133		2750		3200		
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Differential input slew rate for WCK	SRIdiff_WCK	2	14	2	14	2	14	2	14	2	14	2	14	V/ns


Differential Input Cross Point Voltage for WCK

The cross point voltage of differential input signals (WCK_t, WCK_c) must meet the requirements shown in the following table. The differential input cross point voltage V_{IX} is measured from the actual cross point of true and complementary signals to the mid level that is TBD.



LPDDR5/LPDDR5X AC/DC and Interface Specifications Single Ended Mode Input Voltage

Figure 18: V_{IX} Definition for WCK_t, WCK_c



Note: 1. The base level of $V_{IX_WCK_FR}/V_{IX_WCK_RF}$ is V_{CENT} .

Table 38: Cross Point Voltage for Differential Input Signals (WCK_t, WCK_c)

Parameter	Symbol	WCK Frequency (MHz)												Unit	Notes
		800		1066		1600		2133		2750		3200			
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
WCK differential input cross point voltage ratio	V _{IX_WCK} —ratio	—	20	—	20	—	20	—	20	—	20	—	20	%	1, 2

- Notes: 1. $V_{IX_WCK_ratio}$ is defined by this equation: $V_{IX_WCK_ratio} = V_{IX_WCK_FR}/|Min(f(t))|$
 2. $V_{IX_WCK_ratio}$ is defined by this equation: $V_{IX_WCK_ratio} = V_{IX_WCK_RF}/Max(f(t))$

Single Ended Mode Input Voltage

Single-Ended CK Input Definitions

The minimum input voltage needs to satisfy both $V_{inse_CK_SE_High}$ and $V_{inse_CK_SE_Low}$ specification at the input receiver and their measurement period is 1^tCK . $V_{inse_CK_SE}$ is the peak to peak voltage centered on $V_{DDQ}/2$ and $V_{inse_CK_SE_High}$ and $V_{inse_CK_SE_Low}$ is maximum and minimum peak voltage from $V_{DDQ}/2$.

The minimum input voltage needs to satisfy both V_{inse_CK} , $V_{inse_CK_High}/V_{inse_CK_Low}$ specifications at input receiver.



LPDDR5/LPDDR5X AC/DC and Interface Specifications Single Ended Mode Input Voltage

Table 39: Clock Single-Ended Input Parameters (Continued)

Parameter	Symbol	CK Rate		Unit	Note
		400 MHz			
		Min	Max		
CK single-ended slew rate	SRICKSE	1	7	V/ns	1

Note: 1. Single-ended slew rate is measured at $V_{DDQ}/2 - V_{CKIVW}/2$ and $V_{DDQ}/2 + V_{CKIVW}/2$.

Single-Ended Input Voltage for WCK

The minimum input voltage needed to satisfy both the $V_{inse_WCK_SE_High}$ and $V_{inse_WCK_SE_Low}$ specifications at the input receiver measurement period is 1^tWCK . $V_{inse_WCK_SE}$ is the peak to peak voltage centered on $V_{DDQ}/2$ and $V_{inse_WCK_SE_High}$ and $V_{inse_WCK_SE_Low}$ max and min peak voltage are referenced to $V_{DDQ}/2$.

Figure 21: Single-Ended WCK Input Voltage





Figure 22: Single-Ended Mode WCK Pulse





LPDDR5/LPDDR5X AC/DC and Interface Specifications Operating Temperature Range

Table 40: WCK Clock Single-Ended Input Parameters

Parameter	Symbol	WCK Frequency		Unit	Note
		800 MHz			
		Min	Max		
WCK single-ended input voltage	V _{inse_WCK_SE}	220	–	mV	
WCK single-ended input HIGH voltage	V _{inse_WCK_SE_High}	110	–	mV	
WCK single-ended input LOW voltage	V _{inse_WCK_SE_Low}	110	–	mV	
WCK single-ended timing window	V _{WCKIVW}	180	–	mV	
Clock single-ended WCK pulse	t _{WCKHL}	0.23	–	t _{WCK} (avg)	1
WCK single-ended slew rate	SRIWCKSE	1	7	V/ns	

Note: 1. Single-ended slew rate is measured at $V_{DDQ}/2 - V_{WCKIVW}/2$ and $V_{DDQ}/2 + V_{WCKIVW}/2$.

Operating Temperature Range

Table 41: Operating Temperature Range

Parameter/Condition	Symbol	Min	Max	Unit	Note
Standard	$T_{OPER_standard}$	–25	85	°C	1, 2, 3
Elevated	$T_{OPER_elevated}$	–25	105		

- Notes:
1. The operating temperature is the case surface temperature on the center-top side of the device. For the measurement conditions, refer to JESD51-2A.
 2. Some applications require operation of the device in the maximum temperature conditions within the elevated temperature range between a 85°C and 105°C case temperature. For the devices, derating may be necessary to operate in this range.
 3. Either the device case temperature rating or the temperature sensor may be used to set an appropriate refresh rate, determining the need for AC timing de-rating and/or monitoring the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the T_{OPER} rating that applies for the standard or elevated temperature ranges. For example, T_{CASE} may be above 85°C when the temperature sensor indicates a temperature of less than 85°C.

Table 42: Automotive Operating Temperature Range

Parameter/Condition	Symbol	Min	Max	Unit	Note
Standard	$T_{OPER_standard}$	–25	85	°C	1
Automotive Grade 1	$T_{OPER_auto_grade1}$	–40	125		1, 2, 3, 4
Automotive Grade 2	$T_{OPER_auto_grade2}$	–40	105		
Automotive Grade 3	$T_{OPER_auto_grade3}$	–40	85		1, 3, 4

- Notes:
1. Operating temperature is the case surface temperature on the center-top side of the device. For the measurement conditions, refer to JESD51-2A.
 2. Automotive applications require operation of the device within the maximum temperature conditions over 85°C. For the devices, derating may be necessary to operate in this range (over 85°C).



LPDDR5/LPDDR5X AC/DC and Interface Specifications Operating Temperature Range

3. Either the device case temperature rating or the temperature sensor may be used to set an appropriate refresh rate, determining the need for AC timing de-rating and/or monitoring the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the T_{OPER} rating that applies for the standard or automotive temperature grades. For example, T_{CASE} may be above 85°C when the temperature sensor indicates a temperature of less than 85°C.
4. Automotive temperature conditions are only allowed for parts which specify the automotive temperature range guarantee in the data sheet.



LPDDR5/LPDDR5X AC/DC and Interface Specifications

AC Timings

AC Timings

Core AC Timings

The two basic core AC timing tables and derived core AC timing tables are included in this section. The SDRAM status for one basic core AC timing table (Table 43) is x16, DVFSC is disabled, and write link ECC is disabled. The SDRAM status for the other basic core AC timing table (Table 55) is x16, DVFSC is enabled, and write link ECC is disabled. When the byte mode (x8) and/or write link ECC are enabled, t_{WR} and t_{WTR} values change and are described in the derivation tables.

Core AC Timings for DVFSC Disabled and Write Link ECC Disabled

Table 43: x16 Mode/BG Mode

Item	Symbol	Min/ Max	CK Frequency (MHz)												Unit
			67	133	200	266	344	400	467	533	600	688	750	800	
ACTIVATE-to-AC-TIVATE command period (same bank)	t_{RC}	Min	$t_{RAS} + t_{RPab}$ with all-bank PRECHARGE $t_{RAS} + t_{RPpb}$ with per-bank PRECHARGE												
RAS-to-CAS delay	t_{RCD}	Min	MAX(18ns, 2nCK)												
Row precharge time (all banks)	t_{RPab}	Min	MAX(21ns, 2nCK)												
Row precharge time (single bank)	t_{RPpb}	Min	MAX(18ns, 2nCK)												
Row active time	t_{RAS}	Min	MAX(42ns, 3nCK)												
		Max	MIN($9 \times t_{REFI} \times$ refresh rate, 70.2)												μs
WRITE recovery time	t_{WR}	Min	MAX(34ns, 3nCK)												
Active bank-A to active bank-B	t_{RRD}	Min	MAX(5ns, 2nCK)												
Four-bank ACTIVATE window	t_{FAW}	Min	20												ns
READ burst end to PRECHARGE command delay	t_{RBTP}	Min	CKR = 2:1, MAX(7.5ns, 4nCK) - 4nCK												
		Min	CKR = 4:1, MAX(7.5ns, 2nCK) - 2nCK												
WRITE-to-READ delay	t_{WTR_S}	Min	MAX(6.25ns, 4nCK)												
	t_{WTR_L}	Min	MAX(12ns, 4nCK)												
PRECHARGE to PRECHARGE Delay	t_{PPD}	Min	2												nCK

Note: 1. 2:1 CKR (WCK to CK frequency ratio) can support up to 3200 Mb/s data transfer.



LPDDR5/LPDDR5X AC/DC and Interface Specifications

AC Timings

Table 44: x16 Mode/16B Mode

Item	Symbol	Min/Max	CK Frequency (MHz) All Operating Points	Unit
WRITE-to-READ delay	t_{WTR}	Min	MAX(12ns, 4nCK)	

- Notes:
- 16B mode uses the same core timing as BG mode. 16B mode can support up to 3200 Mb/s data transfer.
 - The rest of the core AC timing values are the same as Table 43.

Table 45: x16 Mode/8B Mode

Item	Symbol	Min/Max	CK Frequency (MHz) All Operating Points	Unit
Active bank-A to active bank-B	t_{RRD}	Min	MAX(10ns, 2nCK)	–
Four-bank ACTIVATE window	t_{FAW}	Min	40	ns
WRITE-to-READ delay	t_{WTR}	Min	MAX(12ns, 4nCK)	–

- Note:
- The rest of the core AC timing values are the same as Table 43.

Table 46: x8 Mode/BG Mode

Item	Symbol	Min/Max	CK Frequency (MHz) All Operating Points	Unit
WRITE recovery time	t_{WR}	Min	MAX(36ns, 3nCK)	–
WRITE-to-READ delay	t_{WTR_S}	Min	MAX(8.25ns, 4nCK)	–
	t_{WTR_L}	Min	MAX(14ns, 4nCK)	–

- Note:
- The rest of the core AC timing values are the same as Table 43.

Table 47: x8 Mode/16B Mode

Item	Symbol	Min/Max	CK Frequency (MHz) All Operating Points	Unit
WRITE recovery time	t_{WR}	Min	MAX(36ns, 3nCK)	–
WRITE-to-READ delay	t_{WTR}	Min	MAX(14ns, 4nCK)	–

- Note:
- The rest of the core AC timing values are the same as Table 43.

Table 48: x8 Mode/8B Mode

Item	Symbol	Min/Max	CK Frequency (MHz) All Operating Points	Unit
Active bank-A to active bank-B	t_{RRD}	Min	MAX(10ns, 2nCK)	–
Four-bank ACTIVATE window	t_{FAW}	Min	40	ns
WRITE recovery time	t_{WR}	Min	MAX(36ns, 3nCK)	–



LPDDR5/LPDDR5X AC/DC and Interface Specifications

AC Timings

Table 48: x8 Mode/8B Mode (Continued)

Item	Symbol	Min/Max	CK Frequency (MHz) All Operating Points	Unit
WRITE-to-READ delay	t_{WTR}	Min	MAX(14ns, 4nCK)	–

Note: 1. The rest of the core AC timing values are the same as Table 43.

Core AC Timing for DVFSC Disabled and Write Link ECC Enabled

Table 49: x16 Mode/BG Mode

Item	Symbol	Min/Max	Data Rate (Mb/s) All Operating Points	Unit
WRITE recovery time	t_{WR}	Min	MAX(38ns, 3nCK)	–
WRITE-to-READ delay	t_{WTR_S}	Min	MAX(10.25ns, 4nCK)	–
	t_{WTR_L}	Min	MAX(16ns, 4nCK)	–

Note: 1. The rest of the core AC timing values are the same as Table 43.

Table 50: x16 Mode/16B Mode

Item	Symbol	Min/Max	Data Rate (Mb/s) All Operating Points	Unit
WRITE recovery time	t_{WR}	Min	MAX(38ns, 3nCK)	–
WRITE-to-READ delay	t_{WTR}	Min	MAX(16ns, 4nCK)	–

Note: 1. The rest of the core AC timing values are the same as Table 43.

Table 51: x16 Mode/8B Mode

Item	Symbol	Min/Max	Data Rate (Mb/s) All Operating Points	Unit
Active bank-A to active bank-B	t_{RRD}	Min	MAX(10ns, 2nCK)	–
Four-bank ACTIVATE window	t_{FAW}	Min	40	ns
WRITE recovery time	t_{WR}	Min	MAX(38ns, 3nCK)	–
WRITE-to-READ delay	t_{WTR}	Min	MAX(16ns, 4nCK)	–

Note: 1. The rest of the core AC timing values are the same as Table 43.

Table 52: x8 Mode/BG Mode

Item	Symbol	Min/Max	Data Rate (Mb/s) All Operating Points	Unit
WRITE recovery time	t_{WR}	Min	MAX(40ns, 3nCK)	–



LPDDR5/LPDDR5X AC/DC and Interface Specifications AC Timings

Table 52: x8 Mode/BG Mode (Continued)

Item	Symbol	Min/Max	Data Rate (Mb/s) All Operating Points	Unit
WRITE-to-READ delay	t_{WTR_S}	Min	MAX(12.25ns, 4nCK)	–
	t_{WTR_L}	Min	MAX(18ns, 4nCK)	–

Note: 1. The rest of the core AC timing values are the same as Table 43.

Table 53: x8 Mode/16B Mode

Item	Symbol	Min/Max	Data Rate (Mb/s) All Operating Points	Unit
WRITE recovery time	t_{WR}	Min	MAX(40ns, 3nCK)	–
WRITE-to-READ delay	t_{WTR}	Min	MAX(18ns, 4nCK)	–

Note: 1. The rest of the core AC timing values are the same as Table 43.

Table 54: x8 Mode/8B Mode

Item	Symbol	Min/Max	Data Rate (Mb/s) All Operating Points	Unit
Active bank-A to active bank-B	t_{RRD}	Min	MAX(10ns, 2nCK)	–
Four-bank ACTIVATE window	t_{FAW}	Min	40	ns
WRITE recovery time	t_{WR}	Min	MAX(40ns, 3nCK)	–
WRITE-to-READ delay	t_{WTR}	Min	MAX(18ns, 4nCK)	–

Note: 1. The rest of the core AC timing values are the same as Table 43.

Core AC Timing for DVFSC Enabled and Write Link ECC Disabled

Table 55: x16 Mode/16B Mode

Item	Symbol	Min/Max	CK Frequency (MHz) All Operating Points	Unit
ACTIVATE-to-ACTIVATE command period (same bank)	t_{RC}	Min	$t_{RAS} + t_{RPab}$ with all-bank PRECHARGE $t_{RAS} + t_{RPpb}$ with per-bank PRECHARGE	–
RAS-to-CAS delay	t_{RCD}	Min	MAX(19ns, 2nCK)	–
Row precharge time (all banks)	t_{RPab}	Min	MAX(21ns, 2nCK)	–
Row precharge time (single bank)	t_{RPpb}	Min	MAX(18ns, 2nCK)	–
Row active time	t_{RAS}	Min	MAX(42ns, 3nCK)	–
		Max	$MIN(9 \times t_{REFI} \times \text{refresh rate}, 70.2)$	μs
WRITE recovery time	t_{WR}	Min	MAX(41ns, 3nCK)	–



LPDDR5/LPDDR5X AC/DC and Interface Specifications AC Timings

Table 55: x16 Mode/16B Mode (Continued)

Item	Symbol	Min/Max	CK Frequency (MHz) All Operating Points	Unit
Active bank-A to active bank-B	t_{RRD}	Min	MAX(5ns, 2nCK)	–
Four-bank ACTIVATE window	t_{FAW}	Min	20	ns
READ burst end to PRECHARGE command delay	t_{RBTP}	Min	CKR = 2:1, MAX(8.5ns, 4nCK) - 4nCK	–
		Min	CKR = 4:1, MAX(8.5ns, 2nCK) - 2nCK	–
WRITE-to-READ delay	t_{WTR}	Min	MAX(19ns, 4nCK)	–
PRECHARGE to PRECHARGE Delay	t_{PPD}	Min	2	nCK

Table 56: x16 Mode/8B Mode

Item	Symbol	Min/Max	CK Frequency (MHz) All Operating Points	Unit
Active bank-A to active bank-B	t_{RRD}	Min	MAX(10ns, 2nCK)	–
Four-bank ACTIVATE window	t_{FAW}	Min	40	ns

Note: 1. The rest of the core AC timing values are the same as Table 55.

Table 57: x8 Mode/16B Mode

Item	Symbol	Min/Max	CK Frequency (MHz) All Operating Points	Unit
WRITE recovery time	t_{WR}	Min	MAX(43ns, 3nCK)	–
WRITE-to-READ delay	t_{WTR}	Min	MAX(21ns, 4nCK)	–

Note: 1. The rest of the core AC timing values are the same as Table 55.

Table 58: x8 Mode/8B Mode

Item	Symbol	Min/Max	CK Frequency (MHz) All Operating Points	Unit
Active bank-A to active bank-B	t_{RRD}	Min	MAX(10ns, 2nCK)	–
Four-bank ACTIVATE window	t_{FAW}	Min	40	ns
WRITE recovery time	t_{WR}	Min	MAX(43ns, 3nCK)	–
WRITE-to-READ delay	t_{WTR}	Min	MAX(21ns, 4nCK)	–

Note: 1. The rest of the core AC timing values are the same as Table 55.

Temperature Derating AC Timing



LPDDR5/LPDDR5X AC/DC and Interface Specifications

AC Timings

Table 59: Temperature Derating AC Timing

Item	Symbol	Min/Max	CK Frequency (MHz) All Operating Points	Unit
DQ To WCK input offset	$t_{WCK2DQI_HF}$	Max	TBD	ps
	$t_{WCK2DQI_LF}$	Max	TBD	ps
WCK to DQ output offset	$t_{WCK2DQO_HF}$	Max	TBD	ps
	$t_{WCK2DQO_LF}$	Max	TBD	ps
ACTIVATE-to-ACTIVATE command period (same bank)	t_{RC}	Min	$t_{RC} + 3.75$	ns
RAS to CAS delay	t_{RCD}	Min	$t_{RCD} + 1.875$	ns
Row recharge time (all banks)	t_{RPab}	Min	$t_{RPab} + 1.875$	ns
Row recharge time (single bank)	t_{RPpb}	Min	$t_{RPpb} + 1.875$	ns

Note: 1. Timing derating applies for operation at TBD °C to TBD °C.

Self Refresh, Power-Down, and Deep Sleep Related timings

Table 60: Self Refresh AC Timing

Parameter	Symbol	Min/Max	Value	Unit	Note
Delay from SRE command to PDE	t_{ESPD}	Min	2	nCK	
Minimum self refresh time (ENTRY to EXIT)	t_{SR}	Min	MAX(15ns, 2nCK)	–	1
Exit self refresh to valid commands	t_{XSR}	Min	$t_{RFCab} + \text{MAX}(7.5\text{ns}, 2\text{nCK})$	–	1

Note: 1. Delay time has to satisfy both analog time (ns) and clock count (nCK). t_{ESPD} will not expire until CK has toggled through at least 2 full cycles ($2 \times \text{nCK}$) and 1.75ns has transpired.

Table 61: Power-Down AC Timing

Parameter	Symbol	Min/Max	Data Rate	Unit	Note
Delay time from PDE and PDX	t_{CSPD}	Min	$10\text{ns} + 1t_{CK}$	ns	1, 2
Delay from valid command to PDE	t_{CMDPD}	Min	3	nCK	3
Valid clock requirement after PDE	t_{CSLCK}	Min	MAX(5ns, 3nCK)	ns	1
Valid clock requirement before PDX	t_{CKCSH}	Min	2	nCK	
Valid low requirement for CA before PDX	t_{CACSH}	Min	1.75	ns	
Exit power-down to next valid command delay	t_{XP}	Min	MAX(7ns, 3nCK)	ns	1
Minimum CS high pulse width at PDX	t_{CSH}	Min	3	ns	
Minimum CS low pulse duration at PDX	t_{CSL}	Min	4	ns	



LPDDR5/LPDDR5X AC/DC and Interface Specifications AC Timings

Table 61: Power-Down AC Timing (Continued)

Parameter	Symbol	Min/Max	Data Rate	Unit	Note
Minimum CA low duration time at PDX	t_{CSCAL}	Min	1.75	ns	
Delay from MRW command to PDE	t_{MRWPD}	Min	MAX(14ns, 6nCK)	ns	1, 4
Delay from ZQCAL START command to PDE	t_{ZQPD}	Min	3	nCK	
Delay from MPC OSC Start/Stop Command to PDE	t_{OSCPD}	Min	MAX(40ns, 8nCK)	ns	

- Notes:
1. Delay time has to satisfy both analog time (ns) and clock count (nCK). For example, t_{CSLCK} will not expire until CK has toggled through at least three full cycles ($3 \times t_{CK}$) and 5ns has transpired.
 2. t_{CK} value is for the operating frequency at the time the PDE command is issued.
 3. SRX command is included the valid command.
 4. This MR change results in special delay time. See special timing in Mode Register Write to Power Down Entry figure for details. VREF(CA) setting: MR12 OP[6:0] V_{REF} Current Generator (V_{RCG}): MR16 OP[6]

Table 62: Deep-Sleep Mode AC Timing

Parameter	Symbol	Min/Max	Data Rate	Unit	Note
Minimum interval between deep-sleep mode entry and exit	t_{PDN}	Min	10ns + $1t_{CK}$	ns	1
Minimum deep-sleep mode duration time for DRAM compliance with I_{DDTbd} power specification	t_{PDN_DSM}	Min	4	ms	
Delay from deep-sleep mode exit to SRX	t_{XSR_DSM}	Min	200	μ s	
Delay from deep-sleep mode exit to power-down exit	t_{XDSM_XP}	Min	190	μ s	
Delay from PD/DSM entry to CS ODT off	$t_{PDECSODTOFF}$	Max	10ns + $1t_{CK}$	ns	1
Delay from power-down exit to CS ODT on	$t_{PDXCSODTON}$	Max	20	ns	

- Note:
1. $1t_{CK}$ for this timing is the t_{CK} value of the operating frequency when the DSM ENTRY command is issued.

Mode Register, VRCG, and Frequency Set Point-Related Timings

Table 63: Mode Register Read/Write AC Timing

Parameter	Symbol	Min/Max	Value	Unit
Additional time after t_{XP} has expired until MRR command may be issued	t_{MRRI}	Min	$t_{RCD} + 2nCK$	ns
MODE REGISTER READ command period	t_{MRR}	Min	4 at CKR = 4:1 8 at CKR = 2:1	nCK
MODE REGISTER WRITE command period	t_{MRW}	Min	MAX(10ns, 5nCK)	ns
MODE REGISTER SET command delay	t_{MRD}	Min	MAX(14ns, 5nCK)	ns



LPDDR5/LPDDR5X AC/DC and Interface Specifications

AC Timings

Table 64: VRCG Enable/Disable Timing

Parameter	Symbol	Min	Max	Unit
V _{REF} high-current mode enable time	^t VRCG_enable	–	150	ns
V _{REF} high-current mode disable time	^t VRCG_disable	–	100	ns

Table 65: V_{REFCA} Update Timing

Parameter	Symbol	Min/Max	All Operating Points	Unit	Note
V _{REF(CA)} update timing	^t VREFCA_short	Min	200 + 0.5 ^t CK	ns	1, 2, 3, 4
	^t VREFCA_long	Min	200 + 0.5 ^t CK	ns	1, 2, 5
	^t VREFCA_weak	Min	1	ms	6

- Notes:
1. V_{REF(CA)} update timing depends on the value of the V_{REF(CA)} setting: MR12 OP[6:0].
 2. This value assumes that VRCG is set to high-current mode: MR16 OP[6] = 1b.
 3. ^tCK for this timing is the ^tCK value of the operating frequency when the MRW is issued.
 4. V_{REFCA_short} is for a single step-size increment/decrement change in V_{REF(CA)} voltage.
 5. V_{REFCA_long} is for at least two step-size increment/decrement changes including up to V_{REFmin} to V_{REFmax} or V_{REFmax} to V_{REFmin} changes in V_{REF(CA)} voltage.
 6. This value assumes that VRCG is set to normal operation: MR16 OP[6] = 0b.

Table 66: V_{REFDQ} Update Timing

Parameter	Symbol	Min/Max	All Operating Points	Unit	Note
V _{REF(DQ)} update timing	^t VREFDQ_Short	Min	200 + 0.5 ^t CK	ns	1, 2, 3, 4
	^t VREFDQ_Long	Min	200+ 0.5 ^t CK	ns	1, 2, 5
	^t VREFDQ_Weak	Min	1	ms	6

- Notes:
1. V_{REF(DQ)} update timing depends on the value of the V_{REF(DQ)} setting: MR14 OP[6:0] and MR15 OP[6:0].
 2. This value assumes that VRCG is set to high-current mode: MR16 OP[6] = 1b.
 3. ^tCK for this timing is the ^tCK value of the operating frequency when the MRW is issued.
 4. V_{REFDQ_short} is for a single step-size increment/decrement change in V_{REF(DQ)} voltage.
 5. V_{REFDQ_long} is for at least two step-size increment/decrement changes including up to V_{REFmin} to V_{REFmax} or V_{REFmax} to V_{REFmin} change in V_{REF(DQ)} voltage.
 6. This value assumes that VRCG is set to normal operation: MR16 OP[6] = 0b.

Table 67: Frequency Set Point AC Timing Parameters

Parameter	Symbol	Min/Max	All Operating Points	Unit	Note
Frequency set point (FSP) switching time	^t FC_short	Min	200 + 0.5 ^t CK	ns	1, 2
	^t FC_long	Min	250 + 0.5 ^t CK		
Valid clock requirement after entering FSP change	^t CKFSPE	Min	MAX(7.5ns, 4nCK)	–	



LPDDR5/LPDDR5X AC/DC and Interface Specifications AC Timings

Table 67: Frequency Set Point AC Timing Parameters (Continued)

Parameter	Symbol	Min/Max	All Operating Points	Unit	Note
Valid clock requirement before first valid command after FSP change	t_{CKFSPX}	Min	MAX(7.5ns, 4nCK)	–	

- Notes:
1. FSP switching time depends on the value of the $V_{REF(CA)}$ setting: MR12 OP[6:0] of FSP-OP 0, 1, and 2. The details are shown in the following table. Any FSP change may affect the $V_{REF(DQ)}$ setting. The settling time of the $V_{REF(DQ)}$ level is the same as the $V_{REF(CA)}$ level.
 2. t_{CK} for this timing is the t_{CK} value of the operating frequency when MRW is issued.

WCK-Related Timings

Table 68: t_{WCK2DQ} AC Timing Parameters

Parameter	Symbol	Min/Max	Value	Unit	Note
DQ to WCK offset (write)	$t_{WCK2DQI_HF}$	Min	300	ps	1, 2, 3
		Max	700		
	$t_{WCK2DQI_LF}$	Min	300	ps	1, 2, 3
		Max	900		
DQ to WCK Rx offset temperature variation (write)	$t_{WCK2DQI_temp_HF}$	Max	0.6	ps/°C	1, 2, 3
	$t_{WCK2DQI_temp_LF}$	Max	0.7		
DQ to WCK Rx offset voltage variation (write)	$t_{WCK2DQI_volt_HF}$	Max	25	ps/50mV	1, 2, 3
	$t_{WCK2DQI_volt_LF}$	Max	50		
Absolute high clock pulse width	$t_{WCH(abs)}$	Min	43	$t_{WCK(avg)}$	
		Max	57		
Absolute low clock pulse width	$t_{WCL(abs)}$	Min	43	$t_{WCK(avg)}$	
		Max	57		
WCK to DQ offset (read)	$t_{WCK2DQO_HF}$	Min	650	ps	1, 2, 3
		Max	1600		
	$t_{WCK2DQO_LF}$	Min	650	ps	1, 2, 3
		Max	1900		
WCK to DQ offset temperature variation (read)	$t_{WCK2DQO_temp_HF}$	Max	1.5	ps/°C	1, 2, 3
	$t_{WCK2DQO_temp_LF}$	Max	1.8		
WCK to DQ offset voltage variation (read)	$t_{WCK2DQO_volt_HF}$	Max	3.0	ps/mV	1, 2, 3
	$t_{WCK2DQO_volt_LF}$	Max	5.0		

- Notes:
1. $_HF$ means high frequency and $_LF$ means low frequency.
 2. $_LF$ is used for 3200 Mb/s and below (≤ 3200 Mb/s). $_HF$ is used for 3200 Mb/s and above (≥ 3200 Mb/s).
 3. WCK2DQ AC parameters (HF/LF) can be selectable by MR18 OP[3]. Refer to MR18.



LPDDR5/LPDDR5X AC/DC and Interface Specifications

AC Timings

Table 69: WCK Stop AC Timing

Parameter	Symbol	Min/Max	Value	Unit	Note
Valid write clock requirement after CAS(W _S _OFF) command	$t_{WCKSTOP}$	Min	MAX(6ns, 2nCK)		

Table 70: WCK2CK Leveling Timing Parameters

Parameter	Symbol	Min/Max	Value	Unit	Note
WCK_t/WCK_c drive start to WCK2CK leveling mode entry	$t_{WLWCKON}$	Min	2	t_{CK}	
First WCK_t/WCK_c edge after WCK2CK leveling mode is programmed	t_{WLMRD}	Min	MAX(14ns, 5 t_{CK})	ns	
Write leveling output delay	t_{WLO}	Min	0	ns	
		Max	MAX(20ns, 2 t_{CK})	ns	
WCK toggle interval	t_{WCK_INT}	Min	MAX(25ns, 2.5 t_{WCK})	ns	
WCK off delay after write leveling mode exit	$t_{WLWCKOFF}$	Min	MAX(14ns, 5 t_{CK})	ns	
DQ off delay after write leveling mode exit	$t_{WLDQOFF}$	Max	MAX(14ns, 5 t_{CK})	ns	
WCK cycle per WCK2CK phase detection	$t_{WCKTGGL}$	Min	7.5	t_{WCK}	1
		Max	7.5	t_{WCK}	
WCK to CK phase offset	t_{WCK2CK}	Min	MAX(-0.5 t_{WCK} , TBD)	ps	2
		Max	MIN(0.5 t_{WCK} , TBD)		
		Min	MAX(-0.25 t_{WCK} , TBD)	ps	3
		Max	MIN(0.25 t_{WCK} , TBD)		
WCK2CK leveling phase search range	$t_{WCK2CK_leveling}$	Min	MAX(-0.5 \times t_{WCK} , TBD)	ps	4
		Max	MIN(0.5 \times t_{WCK} , TBD)	ps	

- Notes:
- 7.5 WCK cycles are required per WCK2CK phase detection.
 - When MR18 OP[7] = 0: WCK: CK = 4:1.
 - When MR18 OP[7] = 1: WCK: CK = 2:1.
 - The device will return correct t_{WCK2CK} phase relation information in the WCK2CK leveling mode within the range specified. However, the maximum WCK to CK phase shift allowed for normal DRAM operation may be limited by t_{WCK2CK} .

Table 71: t_{WCK} to CK/DQ Offset Rank-to-Rank Variation

Parameter	Symbol	WCK Frequency mode	Min/Max	Value	Unit	Note
WCK to CK offset rank-to-rank variation	$t_{WCK2CK_rank2rank}$	All modes	Min	0	ps	
			Max	100		



LPDDR5/LPDDR5X AC/DC and Interface Specifications

AC Timings

Table 71: t_{WCK} to CK/DQ Offset Rank-to-Rank Variation (Continued)

Parameter	Symbol	WCK Frequency mode	Min/Max	Value	Unit	Note
WCK to DQ input offset rank-to-rank variation	$t_{WCK2DQI_rank2rank}$	High-frequency mode	Min	0	ps	1, 2, 3, 4
			Max	150		
		Low-frequency mode	Min	0		
			Max	250		
WCK to DQ output offset rank-to-rank variation	$t_{WCK2DQO_rank2rank}$	High-frequency mode	Min	0	ps	1, 2, 3, 4
			Max	400		
		Low-frequency mode	Min	0		
			Max	650		

- Notes:
1. The same voltage and temperature are applied to $t_{WCK2DQI_rank2rank}$ and $t_{WCK2DQO_rank2rank}$ AC parameters.
 2. $t_{WCK2CK_rank2rank}$, $t_{WCK2DQI_rank2rank}$, and $t_{WCK2DQO_rank2rank}$ AC parameters are applied to multiple ranks per channel within a package consisting of the same design die.
 3. $t_{WCK2CK_rank2rank}$, $t_{WCK2DQI_rank2rank}$, and $t_{WCK2DQO_rank2rank}$ AC parameters are applied to multi-byte mode die per channel that shares the same CK input within a package consisting of the same design die.
 4. MR18 OP[3] = 0b in WCK low-frequency mode; MR18 OP[3] = 1b in WCK high-frequency mode.

Table 72: WCK Oscillator Matching Error Specification for High-Frequency Mode

Parameter	Symbol	Min	Max	Unit	Note
Write WCK oscillator matching error: voltage variation	$WOSC_{match_volt}$	-7.5	7.5	ps	1, 2, 3, 5
Write WCK oscillator matching error: temperature variation	$WOSC_{match_temp}$	-7.5	7.5	ps	1, 2, 3, 5
Write WCK oscillator offset: voltage variation	$WOSC_{offset_volt}$	-100	100	ps	2, 5
Write WCK oscillator offset: temperature variation	$WOSC_{offset_temp}$	-100	100	ps	2, 5
Read WCK oscillator matching error: voltage variation	$ROSC_{match_volt}$	-20	20	ps	1, 2, 3, 6
Read WCK oscillator matching error: temperature variation	$ROSC_{match_vtemp}$	-20	20	ps	1, 2, 3, 6
Read WCK oscillator offset: voltage variation	$ROSC_{offset_volt}$	-200	200	ps	2, 6
Read WCK oscillator offset: temperature variation	$ROSC_{offset_temp}$	-200	200	ps	2, 6

- Notes:
1. $WOSC_{match}$ or $ROSC_{match}$ is the matching error between the actual WCK and WCK interval oscillator for voltage and temperature.
 2. This parameter is characterized or guaranteed by design.
 3. The input stimulus for t_{WCK2DQ} is consistent for voltage and temperature conditions.
 4. $t_{WCK2DQ(V,T)}$ delay is the average of WCK to DQ delay over the runtime period.
 5. The matching error and offset of WOSC are from the WCK2DQI interval oscillator.
 6. The matching error and offset of ROSC are from the WCK2DQO interval oscillator.



LPDDR5/LPDDR5X AC/DC and Interface Specifications

AC Timings

Table 73: WCK Oscillator Matching Error Specification for Low-Frequency Mode

Parameter	Symbol	Min	Max	Unit	Note
Write WCK oscillator matching error: voltage variation	WOSC _{match_volt}	TBD	TBD	ps	1, 2, 3, 5
Write WCK oscillator matching error: temperature variation	WOSC _{match_temp}	TBD	TBD	ps	1, 2, 3, 5
Write WCK oscillator offset: voltage variation	WOSC _{offset_volt}	TBD	TBD	ps	2, 5
Write WCK oscillator offset: temperature variation	WOSC _{offset_temp}	TBD	TBD	ps	2, 5
Read WCK oscillator matching error: voltage variation	ROSC _{match_volt}	TBD	TBD	ps	1, 2, 3, 6
Read WCK oscillator matching error: temperature variation	ROSC _{match_vtemp}	TBD	TBD	ps	1, 2, 3, 6
Read WCK oscillator offset: voltage variation	ROSC _{offset_volt}	TBD	TBD	ps	2, 6
Read WCK oscillator offset: temperature variation	ROSC _{offset_temp}	TBD	TBD	ps	2, 6

- Notes:
1. The WOSC_{match} or ROSC_{match} is the matching error between the actual WCK and WCK interval oscillator for voltage and temperature.
 2. This parameter is characterized or guaranteed by design.
 3. The input stimulus for ^tWCK2DQ is consistent for voltage and temperature conditions.
 4. ^tWCK2DQ(V,T) delay is the average of the WCK to DQ delay over the runtime period.
 5. The matching error and offset of WOSC are from WCK2DQI interval oscillator.
 6. The matching error and offset of ROSC are from WCK2DQO interval oscillator.

Table 74: WCK2DQI/WCK2DQO Interval Oscillator AC Timing

Parameter	Symbol	Min/Max	Value	Unit	Note
Delay time from STOP WCK2DQI INTERVAL OSCILLATOR command to mode register readout	^t OSCODQI	Min	MAX(40ns, 8nCK)	ns	
Delay time from STOP WCK2DQO INTERVAL OSCILLATOR command to mode register readout	^t OSCODQO	Min	MAX(40ns, 8nCK)	ns	
Delay time from MPC OSC STOP command to MPC OSC START command	^t OSCINT	Min	MAX(40ns, 8nCK)	ns	

ZQ Calibration, Post Package Repair, and Training-Related Timings

Table 75: Command Bus Training AC Timing Table

Parameter	Symbol	Min/Max	WCK Frequency (MHz) All Operating Points (266 MHz to 3200 MHz)	Unit	Note
Static WCK period (CBT entry to WCK toggling start)	^t CBTWCKPRE _static	Min	MAX(20ns, 2nCK)	ns	
Set-up margin between DQ7 and WCK	^t WCK2DQ7H	Min	MAX(5ns, 12nWCK)	ns	
Hold margin between DQ7 and WCK	^t DQ7HWCK	Min	MAX(5ns, 12nWCK)	ns	
Clock and command valid after DQ7 HIGH	^t DQ7HCK	Min	MAX(5ns, 3nCK)	ns	
ODT CA change latency after DQ7 HIGH	^t DQ7FSP	Min	20	ns	



LPDDR5/LPDDR5X AC/DC and Interface Specifications

AC Timings

Table 75: Command Bus Training AC Timing Table (Continued)

Parameter	Symbol	Min/Max	WCK Frequency (MHz) All Operating Points (266 MHz to 3200 MHz)	Unit	Note
DQ7 HIGH to valid DQ[6:0] input for $V_{REF(CA)}$ setting	t_{DQ72DQ}	Min	250	ns	
Valid clock requirement before CS HIGH	$t_{CKPRECS}$	Min	$2t_{CK} + t_{XP}$ ($t_{XP} = \text{MAX}(7.5\text{ns}, 3n\text{CK})$)	ns	
Valid clock requirement after CS HIGH	$t_{CKPSTCS}$	Min	$\text{MAX}(7.5\text{ns}, 3n\text{CK})$	ns	
Delay time from DQ[7] HIGH to CA bus training	t_{CAENT}	Min	250	ns	
V_{REF} step time-long	$t_{VREF(CA)}_{long}$	Max	250	ns	3
V_{REF} step time-short	$t_{VREF(CA)}_{short}$	Max	200	ns	4
Data setup for V_{REF} training mode	$t_{DStrain}$	Min	$\text{MAX}(5\text{ns}, 12n\text{WCK})$	ns	
Data hold for V_{REF} training mode	$t_{DHtrain}$	Min	$\text{MAX}(5\text{ns}, 12n\text{WCK})$	ns	
Asynchronous data read	t_{ADR}	Max	20	ns	
CBT command input to DMI LOW	$t_{CA2DMIL}$	Min	30	ns	
DMI LOW to DQ driver off	t_{MRZ}	Min	1.5	ns	
DMI LOW to valid DQ input for $V_{REF(CA)}$ setting	t_{CBTRTW}	Min	$\text{MAX}(20\text{ns}, 12n\text{WCK})$	ns	
CA BUS TRAINING command to CA BUS TRAINING command delay	t_{CACD}	Min	$\text{RU}(t_{ADR}/t_{CK})$	ns	2
Valid clock requirement before DQ7 LOW	t_{DQ7LCK}	Min	$\text{MAX}(5\text{ns}, 3n\text{CK})$	ns	
DQ7 LOW to static WCK	$t_{DQ7LWCK}$	Min	$\text{MAX}(5\text{ns}, 12n\text{WCK})$	ns	
Exit Command Bus Training Mode to next valid command delay	t_{XCBT}	Min	$\text{MAX}(250\text{ns}, 5n\text{CK})$	ns	
Stable time for WCK ODT	$t_{CBTWCKODTFIX}$	Max	20	ns	
Turn off time for DQ ODT	$t_{CBTODTOFF}$	Max	20	ns	
Turn off time for NT-ODT	$t_{CBTINTODTOFF}$	Max	20	ns	

- Notes:
1. WCK_t has to retain a low level with WCK_c at a high level during the $t_{WCK2DMI}$ period.
 2. If t_{CACD} is violated, the data for samples which violate t_{CACD} may not be available except for the last sample (where t_{CACD} after this sample is met). Valid data for the last sample is available after t_{ADR} .
 3. $V_{REF(CA)}_{long}$ is for at least a two step-size increment/decrement change including: $V_{REF,min}$ to $V_{REF,max}$ or $V_{REF,max}$ to $V_{REF,min}$ change in V_{REF} voltage.
 4. $V_{REF(CA)}_{short}$ is for a single step-size increment/decrement change in V_{REF} voltage.

Table 76: ZQ Calibration Timing

Parameter	Symbol	Min/Max	Value	Unit
ZQ CALIBRATION Command to latch time, $NZQ \leq 4$	t_{ZQCAL4}	Min	1.5	μs
ZQ CALIBRATION Command to latch time, $NZQ \leq 8$	t_{ZQCAL8}	Min	3	μs



LPDDR5/LPDDR5X AC/DC and Interface Specifications

AC Timings

Table 76: ZQ Calibration Timing (Continued)

Parameter	Symbol	Min/Max	Value	Unit
ZQ CALIBRATION Command to latch time, $NZQ \leq 16$	$t_{ZQCAL16}$	Min	6	μs
ZQ calibration latch time	t_{ZQLAT}	Min	MAX(30ns, 4nCK)	ns
ZQ calibration reset time	$t_{ZQRESET}$	Min	MAX(50ns, 3nCK)	ns
Delay time from ZQ Stop bit set to ZQ resistor available	t_{ZQSTOP}	Max	30	ns
Background calibration interval	t_{ZQINT}	Max	Programmable, 32, 64, 128, or 256	ms
Maximum number of LPDDR5 devices (die) connected to a single ZQ resistor	NZQ	Max	16	Die
Maximum capacitive load on ZQ network	CZQ	Max	TBD	pF

Table 77: Post-Package Repair Timing Parameters

Parameter	Symbol	Min	Max	Unit
PPR programming clock	t_{CKPGM}	1.25	200	ns
PPR programming time	t_{PGM}	2000	–	ms
PPR exit time	t_{PGM_exit}	15	–	ns
New address setting time	t_{PGMPST}	500	–	μs

Table 78: Enhanced WCK Always-On Mode Timing

Parameter	Symbol	Min	Max	Unit
Delay from CAS WCK SUSPEND command to next READ, WRITE, or MASKED WRITE command	t_{WCKSUS}	4	–	nCK

Table 79: Read/Write-Based RDQS_t Training Mode Entry and Exit Timings

Parameter	Symbol	Min/Max	Value	Unit
Read/Write-based RDQS _t training mode entry	$t_{RDQSTFE}$	Min	MAX(35ns, 4nCK)	ns
Read/Write-based RDQS _t training mode exit	$t_{RDQSTFX}$	Min	MAX(35ns, 4nCK)	ms

Table 80: Enhanced RDQS Training Mode Entry and Exit Timing

Parameters	Symbol	Min/Max	Value	Unit
Enhanced RDQS toggle mode entry	t_{ERQE}	Max	MAX(35ns, 4nCK)	ns
Enhanced RDQS toggle mode exit	t_{ERQX}	Max	MAX(35ns, 4nCK)	ns
ODT disable from enhanced RDQS toggle mode entry	t_{RDQE_OD}	Max	MAX(35ns, 4nCK)	ns



LPDDR5/LPDDR5X AC/DC and Interface Specifications

AC Timings

Table 80: Enhanced RDQS Training Mode Entry and Exit Timing (Continued)

Parameters	Symbol	Min/Max	Value	Unit
ODT enable from enhanced RDQS toggle mode exit	t_{RDQX_OD}	Max	MAX(35ns, 4nCK)	ns

ODT Related Timing

Table 81: Asynchronous ODT Turn On and Turn Off Timing

Parameter	All Operating Points	Unit
$t_{ODTon,min}$	1.5	ns
$t_{ODTon,max}$	3.5	ns
$t_{ODToff,min}$	1.5	ns
$t_{ODToff,max}$	3.5	ns

Table 82: Asynchronous NT ODT Turn On and Turn Off Timing for Write

Parameter	All Operating Frequencies	Unit
$t_{ODT_on,min}$	1.5	ns
$t_{ODT_on,max}$	3.5	ns
$t_{ODT_off,min}$	1.5	ns
$t_{ODT_off,max}$	3.5	ns

Table 83: NT ODT AC Timing

Parameter	Symbol	Min/Max	Value	Unit	Note
Delay from MRW command to NT ODT switching	t_{NTODT}	Min	Max (14ns, 5nCK)		1

Note: 1. t_{NTODT} is defined as the delay time from MRW-2 command (the falling edge of the CK_t) to start point of t_{ODTon}/t_{ODToff} . Which t_{ODTon} or t_{ODToff} applies depends on the previous NT ODT status.

Table 84: ODT Command/Address AC Timing Parameters

Parameters	Symbol	All Operating Points		Unit
		Min	Max	
ODT C/A value update time	t_{ODTUP}	250	–	ns



LPDDR5/LPDDR5X AC/DC and Interface Specifications CK and WCK AC Timings

V_{DDQ} Ramp, DCM, and Write X Timing

Table 85: V_{DDQ} Ramp Rates

Parameter	Symbol	Min/Max	Value	Unit
V _{DDQ} slew rate V _{RCG} enabled	V _{DQSR1}	Max	20	mV/μs
V _{DDQ} slew rate V _{RCG} disabled	V _{DQSR2}	Max	4.8	mV/μs

Table 86: DCM Timing

Parameter	Symbol	Min/Max	WCK Frequency (MHz) All Operating Points (800 MHz to 3200 MHz)	Unit
Duty cycle monitor measurement time	t _{DCMM}	Min	2	μs

Table 87: Write X AC Timing

Parameter	Symbol	Min/Max	Value	Unit
Valid WCK requirement after write with write X	t _{WR2WCK}	Max	1.25	ns

CK and WCK AC Timings

CK Specifications

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the minimum/maximum values may result in malfunction of the device.

Definition of t_{CK(avg)} and n_{CK}

t_{CK(avg)} is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.

$$t_{CK(avg)} = \left(\sum_{j=1}^N t_{CLj} \right) / N$$

Where N = 200

Unit "t_{CK(avg)}" represents the actual clock average t_{CK(avg)} of the input clock under operation. Unit "n_{CK}" represents one clock cycle of the input clock, counting the actual clock edges. t_{CK(avg)} may change by up to ±1% within a 100 clock cycle window, provided that all jitter and timing specs are met.

Definition of t_{CK(abs)}

t_{CK(abs)} is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge.

t_{CK(abs)} is not subject to production test.



LPDDR5/LPDDR5X AC/DC and Interface Specifications CK and WCK AC Timings

Definition for $t_{CH(avg)}$ and $t_{CL(avg)}$

$t_{CH(avg)}$ is defined as the average high pulse width, as calculated across any consecutive 200 high pulses.

$$t_{CH(avg)} = \left(\sum_{j=1}^N t_{CHj} \right) / N \times t_{CK(avg)}$$

Where N = 200

$t_{CL(avg)}$ is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$t_{CL(avg)} = \left(\sum_{j=1}^N t_{CLj} \right) / N \times t_{CK(avg)}$$

Where N = 200

Definition for $t_{CH(abs)}$ and $t_{CL(abs)}$

$t_{CH(abs)}$ is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge.

$t_{CL(abs)}$ is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge.

Both $t_{CH(abs)}$ and $t_{CL(abs)}$ are not subject to production test.

Definition for $JIT(per)$

$JIT(per)$ is the single period jitter defined as the largest deviation of any signal t_{CK} from $t_{CK(avg)}$.

$JIT(per) = MIN/MAX$ of $(t_{CKi} - t_{CK(avg)})$ where $i = 1$ to 200.

$JIT(per)$, act is the actual clock jitter for a given system.

$JIT(per)$, allowed is the specified allowed clock period jitter.

$JIT(per)$ is not subject to production test.

Definition for $JIT(cc)$

$JIT(cc)$ is defined as the absolute difference in clock period between two consecutive clock cycles.

$JIT(cc) = MAX\{|t_{CK(i+1)} - t_{CK(i)}|\}$.

$JIT(cc)$ defines the cycle to cycle jitter.

$JIT(cc)$ is not subject to production test.

Table 88: Clock AC Timing (1 of 3)

Parameter	Symbol	5 MHz		10 MHz		67 MHz		133 MHz		200 MHz		267 MHz		344 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Average clock period	$t_{CK(avg)}$	200	200	100	200	14.93	200	7.5	200	5	200	3.75	200	2.9	200	ns
Average high pulse width	$t_{CH(avg)}$	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	$t_{CK(avg)}$
Average low pulse width	$t_{CL(avg)}$	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	$t_{CK(avg)}$
Absolute clock period	$t_{CK(abs)}$	Min: $t_{CK(avg)min} + t_{JIT(per)min}$ Max: –														ns
Absolute high pulse width	$t_{CH(abs)}$	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	$t_{CK(avg)}$
Absolute low pulse width	$t_{CL(abs)}$	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	$t_{CK(avg)}$
Clock period jitter	$t_{JIT(per)}$	–11,200	11,200	–5600	5600	–840	840	–430	430	–280	280	–210	210	–170	170	ps
Maximum clock Jitter between consecutive cycles	$t_{JIT(cc)}$	–	22,400	–	11,200	–	1680	–	860	–	560	–	420	–	340	ps

Table 89: Clock AC Timing (2 of 3)

Parameter	Symbol	400 MHz		467 MHz		533 MHz		600 MHz		688 MHz		750 MHz		800 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Average clock period	$t_{CK(avg)}$	2.5	200	2.15	200	1.875	200	1.667	200	1.453	200	1.333	200	1.25	200	ns
Average high pulse width	$t_{CH(avg)}$	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	$t_{CK(avg)}$
Average low pulse width	$t_{CL(avg)}$	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	$t_{CK(avg)}$
Absolute clock period	$t_{CK(abs)}$	Min: $t_{CK(avg)min} + t_{JIT(per)min}$ Max: –														ns
Absolute high pulse width	$t_{CH(abs)}$	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	$t_{CK(avg)}$
Absolute low pulse width	$t_{CL(abs)}$	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	$t_{CK(avg)}$
Clock period jitter	$t_{JIT(per)}$	–140	140	–120	120	–110	110	–95	95	–85	85	–75	75	–70	70	ps
Maximum clock jitter between consecutive cycles	$t_{JIT(cc)}$	–	280	–	240	–	220	–	190	–	170	–	150	–	140	ps



LPDDR5/LPDDR5X AC/DC and Interface Specifications **CK and WCK AC Timings**

Table 90: Clock AC Timing (3 of 3)

Parameter	Symbol	937.5 MHz		1066.5 MHz		Unit
		Min	Max	Min	Max	
Average clock period	$t_{CK(avg)}$	1066.7	200000	937.6	200000	ps
Average high pulse width	$t_{CH(avg)}$	0.46	0.54	0.46	0.54	$t_{CK(avg)}$
Average low pulse width	$t_{CL(avg)}$	0.46	0.54	0.46	0.54	$t_{CK(avg)}$
Absolute clock period	$t_{CK(abs)}$	Min: $t_{CK(avg)min} + t_{JIT(per)min}$ Max: –				ps
Absolute high pulse width	$t_{CH(abs)}$	0.43	0.57	0.43	0.57	$t_{CK(avg)}$
Absolute low pulse width	$t_{CL(abs)}$	0.43	0.57	0.43	0.57	$t_{CK(avg)}$
Clock period jitter	$t_{JIT(per)}$	TBD	TBD	TBD	TBD	ps
Maximum clock jitter between consecutive cycles	$t_{JIT(cc)}$	–	TBD	–	TBD	ps



LPDDR5/LPDDR5X AC/DC and Interface Specifications CK and WCK AC Timings

WCK Specifications

The jitter specified is a random jitter meeting a Gaussian distribution. Input write clocks violating the min/max values may result in malfunction of the LPDDR5 device.

$t_{WCK(avg)}$ is calculated as the average write clock period across any consecutive 200 cycle window, where each write clock period is calculated from rising edge to rising edge.

Definition of $t_{WCK(avg)}$ and $nWCK$

$$t_{WCK(avg)} = \left(\sum_{j=1}^N t_{WCKj} \right) / N$$

Where N = 200

Unit " $t_{WCK(avg)}$ " represents the actual write clock average $t_{WCK(avg)}$ of the input write clock under operation. Unit " $nWCK$ " represents one write clock cycle of the input write clock, counting the actual write clock edges. $t_{WCK(avg)}$ may change by up to $\pm 1\%$ within a 100 write clock cycle window, provided that all jitter and timing specs are met.

Definition of $t_{WCK(abs)}$

$t_{WCK(abs)}$ is defined as the absolute write clock period, as measured from one rising edge to the next consecutive rising edge.

$t_{WCK(abs)}$ is not subject to production test.

Definition for $t_{WCH(avg)}$ and $t_{WCL(avg)}$

$t_{WCH(avg)}$ is defined as the average high pulse width, as calculated across any consecutive 200 high pulses.

$$t_{WCH(avg)} = \left(\sum_{j=1}^N t_{WCHj} \right) / (N \times t_{WCK(avg)})$$

Where N = 200

$t_{WCL(avg)}$ is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$t_{WCL(avg)} = \left(\sum_{j=1}^N t_{WCLj} \right) / N \times t_{WCK(avg)}$$

Where N = 200

Definition for $t_{WCH(abs)}$ and $t_{WCL(abs)}$

$t_{WCH(abs)}$ is the absolute instantaneous write clock high pulse width, as measured from one rising edge to the following falling edge.

$t_{WCL(abs)}$ is the absolute instantaneous write clock low pulse width, as measured from one falling edge to the following rising edge.

Both $t_{WCH(abs)}$ and $t_{WCL(abs)}$ are not subject to production test.

Definition for $t_{JIT(per)}$



LPDDR5/LPDDR5X AC/DC and Interface Specifications CK and WCK AC Timings

$t_{JIT(per)}$ is the single period jitter defined as the largest deviation of any signal t_{WCK} from $t_{WCK(avg)}$.

$t_{JIT(per)} = \text{MIN/MAX of } (t_{WCKi} - t_{WCK(avg)}) \text{ where } i = 1 \text{ to } 200.$

$t_{JIT(per)}$, act is the actual write clock jitter for a given system.

$t_{JIT(per)}$, allowed is the specified allowed write clock period jitter.

$t_{JIT(per)}$ is not subject to production test.

Definition for $t_{JIT(cc)}$

$t_{JIT(cc)}$ is defined as the absolute difference in write clock period between two consecutive write clock cycles.

$t_{JIT(cc)} = \text{MAX}\{|t_{WCK(i+1)} - t_{WCK(i)}|\}.$

$t_{JIT(cc)}$ defines the cycle to cycle jitter.

$t_{JIT(cc)}$ is not subject to production test.

Definition for $t_{ERR(2per)}$

$t_{ERR(2per)}$ is defined as the cumulative error across 2 consecutive cycles from $t_{WCK(avg)}$. $t_{ERR(2per)}$ is not subject to production test.

$$t_{ERR(nper)} = \left(\sum_{j=i}^{i+N-1} t_{WCKj} \right) - (N \times t_{WCK(avg)})$$

Where N = 2

Definition for $t_{ERR(3per)}$

$t_{ERR(3per)}$ is defined as the cumulative error across 3 consecutive cycles from $t_{WCK(avg)}$. $t_{ERR(3per)}$ is not subject to production test.

$$t_{ERR(nper)} = \left(\sum_{j=i}^{i+N-1} t_{WCKj} \right) - (N \times t_{WCK(avg)})$$

Where N = 3

Definition for $t_{ERR(4per)}$

$t_{ERR(4per)}$ is defined as the cumulative error across 4 consecutive cycles from $t_{WCK(avg)}$. $t_{ERR(4per)}$ is not subject to production test.

$$t_{ERR(nper)} = \left(\sum_{j=i}^{i+N-1} t_{WCKj} \right) - (N \times t_{WCK(avg)})$$

Where N = 4

Table 91: Write Data Clock AC Timing (Group 1 of 3)

Parameter	Symbol	WCK Frequency (MHz)												Unit
		266		566		800		1067		1375		1600		
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Average write clock period	^t WCK(avg)	3.76	50	1.877	50	1.25	50	0.938	50	0.728	50	0.625	50	ns
Average high pulse width	^t WCKH(avg)	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	^t WCK(avg)
Average low pulse width	^t WCKL(avg)	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	^t WCK(avg)
Absolute write clock period	^t WCK(abs)	Min: ^t WCK(avg)min + ^t JIT(per)min Max: –												ns
Absolute high write clock pulse width	^t WCKH(abs)	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	^t WCK(avg)
Absolute low write clock pulse width	^t WCKL(abs)	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	^t WCK(avg)
Write clock period jitter ^t JIT(per)	Clock period jitter ^t JIT(per)	–190	190	–95	95	–70	70	–56	56	–46	46	–40	40	ps
Maximum write clock jitter between consecutive cycles	^t JIT(cc)	–	380	–	190	–	140	–	112	–	92	–	80	ps
Cumulative error across 2 cycles	^t ERR(2per)	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	ps
Cumulative error across 3 cycles	^t ERR(3per)	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	ps
Cumulative error across 4 cycles	^t ERR(4per)	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	ps

Table 92: Write Data Clock AC Timing (Group 2 of 3)

Parameter	Symbol	WCK Frequency (MHz)												Unit
		1867		2134		2400		2750		3000		3200		
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Average write clock period	$t^{\text{WCK}}(\text{avg})$	0.536	50	0.469	50	0.417	50	0.364	50	0.334	50	.0313	50	ns
Average high pulse width	$t^{\text{WCKH}}(\text{avg})$	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	$t^{\text{WCK}}(\text{avg})$
Average low pulse width	$t^{\text{WCKL}}(\text{avg})$	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	$t^{\text{WCK}}(\text{avg})$
Absolute write clock period	$t^{\text{WCK}}(\text{abs})$	Min: $t^{\text{WCK}}(\text{avg})_{\text{min}} + t^{\text{JIT}}(\text{per})_{\text{min}}$ Max: –												ns
Absolute high write clock pulse width	$t^{\text{WCKH}}(\text{abs})$	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	$t^{\text{WCK}}(\text{avg})$
Absolute low write clock pulse width	$t^{\text{WCKL}}(\text{abs})$	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	0.43	0.57	$t^{\text{WCK}}(\text{avg})$
Write clock period jitter $t^{\text{JIT}}(\text{per})$	Clock period jitter $t^{\text{JIT}}(\text{per})$	–34	34	–30	30	–28	28	–26	26	–24	24	–22	22	ps
Maximum write clock jitter between consecutive cycles	$t^{\text{JIT}}(\text{cc})$	–	68	–	60	–	56	–	52	–	48	–	44	ps
Cumulative error across 2 cycles	$t^{\text{ERR}}(2\text{per})$	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	ps
Cumulative error across 3 cycles	$t^{\text{ERR}}(3\text{per})$	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	ps
Cumulative error across 4 cycles	$t^{\text{ERR}}(4\text{per})$	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	ps

Table 93: Write Data Clock AC Timing (Group 3 of 3)

Parameter	Symbol	WCK Frequency (MHz)				Unit
		3750		4266.5		
		Min	Max	Min	Max	
Average write clock period	$t^{WCK}(avg)$	266.7	50000	234.4	50000	ps
Average high pulse width	$t^{WCKH}(avg)$	0.46	0.54	0.46	0.54	$t^{WCK}(avg)$
Average low pulse width	$t^{WCKL}(avg)$	0.46	0.54	0.46	0.54	$t^{WCK}(avg)$
Absolute write clock period	$t^{WCK}(abs)$	Min: $t^{WCK}(avg)min + t^{JIT}(per)min$ Max: –				ps
Absolute high write clock pulse width	$t^{WCKH}(abs)$	0.43	0.57	0.43	0.57	$t^{WCK}(avg)$
Absolute low write clock pulse width	$t^{WCKL}(abs)$	0.43	0.57	0.43	0.57	$t^{WCK}(avg)$
Write clock period jitter $t^{JIT}(per)$	Clock period jitter $t^{JIT}(per)$	TBD	TBD	TBD	TBD	ps
Maximum write clock jitter between consecutive cycles	$t^{JIT}(cc)$	–	TBD	–	TBD	ps
Cumulative error across 2 cycles	$t^{ERR}(2per)$	TBD	TBD	TBD	TBD	ps
Cumulative error across 3 cycles	$t^{ERR}(3per)$	TBD	TBD	TBD	TBD	ps
Cumulative error across 4 cycles	$t^{ERR}(4per)$	TBD	TBD	TBD	TBD	ps



LPDDR5/LPDDR5X AC/DC and Interface Specifications CA Rx Specification

AC Parameters for Single-Ended

The AC timing shown in the following table is applied under conditions of single-ended (SE) mode.

Table 94: SE from/to Differential FSP and Additional Period for MRW AC Timing

Parameter	Symbol	Min/Max	Data Rate	Unit
			Equal or less than 1600 Mb/s	
Frequency set point parameters for switching from/to differential clock				
Valid clock requirement after entering FSP, when changing between SE and differential modes	^t CKFSPE_SE	Min	MAX(15ns, 8nCK)	–
Valid clock requirement before first valid command after an FSP change between SE and differential modes	^t CKFSPX_SE	Min	MAX(15ns, 8nCK)	–
Additional period for after an MRW command				
Post clock for MRW	^t MRW_PST	Min	2	nCK

Table 95: Single-Ended Delta CK and WCK Specifications

Parameter/Symbol	Min/Max	Data Rate	Unit	Note
		≤1600 Mb/s		
V_{REF} for single-ended CK	–	$V_{DD2}/2$	–	
V_{REF} for single-ended WCK	–	$V_{DD2}/2$		
t_{CIVW1}	Min	0.52	UI	UI = 0.5 t_{CK}
t_{CIVW2}	Min	0.35	UI	UI = 0.5 t_{CK}
t_{DIVW1}	Min	0.52	UI	UI = 0.5 t_{WCK}
t_{DIVW2}	Min	0.35	UI	UI = 0.5 t_{WCK}
t_{QSH}	Min	$t_{WCH} - 0.10$	$t_{WCK(avg)}$	
t_{QSL}	Min	$t_{WCL} - 0.10$	$t_{WCK(avg)}$	
t_{WCK2CK}	Min	MAX(–0.25 × t_{WCK} - 100ps, TBD)	ps	At WCK = 800 MHz, 2:1 mode WCK/CK asymmetrical
	Max	MIN(0.25 × t_{WCK} + 100ps, TBD)		

CA Rx Specification

CA Rx Mask and Single Pulse Definition


The CA Rx mask is defined as hexagonal mask shape as shown below. All CA signals apply to the same compliance mask and operate in double-data rate mode.

The receiver mask (Rx Mask) defines the area that the input signal must not encroach on for the DRAM input receiver to successfully capture a valid input signal.




LPDDR5/LPDDR5X AC/DC and Interface Specifications CA Rx Specification

Figure 23: CA Rx Mask Definition




CA Rx Single Pulse Definition

Figure 24: CA Rx Single Pulse Definition



- Notes:
1. Single pulse includes any cycle of the pulse.
 2. $V_{REF(CA)}$ is the calculated value based on V_{DDQ} and MR12.

Figure 25: DRAM Pin CA Timings



Minimum CA eye should be $V_{REF(CA)}$ aligned.



LPDDR5/LPDDR5X AC/DC and Interface Specifications CA Rx Specification

Differential CK Mode Definition

All of the CA timings associated with DRAM pins are measured from CK_t/CK_c (differential mode)/CK (single-ended mode) to the center (midpoint) of the ^tCIVW1 and ^tCIVW2 window taken at the midpoint and vCIVW voltage level. The CA Rx mask window center is around the CK_t/CK_c cross point (differential mode)/CK (single-ended mode).

Table 96: CA Rx Specifications

Item	Symbol	Min/ Max	CK Frequency (MHz)														Unit	Note
			67 ⁸	133	200	266	344	400	467	533	600	688	750	800	937.5	1006.5		
Rx mask																		
CA Rx mask width at V _{REF(CA)}	^t CIVW1	Min	0.3														UI	1, 2
CA Rx mask width at vCIVW	^t CIVW2	Min	0.18														UI	1, 2
CA Rx mask height	vCIVW	Min	155														mV	1, 2, 3
Rx single pulse																		
CA Rx pulse width	^t CIPW	Min	0.6														UI	4
CA Rx pulse amplitude	vCIHL_A C	Min	190														mV	3, 5
CA V _{REF}																		
CA V _{REF}	V _{REF(CA)}	Min	75														mV	
		Max	350														mV	
CA mask offset																		
CA to CA offset	^t CA2CA	Max	100														ps	6
CA to CA offset shared CA	^t CA2CA_ share	Max	150														ps	7

- Notes:
1. The CA Rx mask voltage and timing parameters at the pin include temperature drift and voltage AC noise impact for frequencies >TBD MHz and max voltage of TBD mV pk-pk from DC-TBD MHz at a fixed temperature on the package. The voltage supply noise has to comply to the component Min-Max DC operating conditions.
 2. Rx mask voltage vCIVWI (MAX) must be centered around V_{REF(CA)}.
 3. The CA single input pulse signal amplitude into the receiver must meet or exceed vCIHL AC at any point over the total UI. No timing requirement above that level. vCIHL AC is the peak-to-peak voltage centered around V_{REF(CA)} such that vCIHL_AC/2 min must be met both above and below V_{REF(CA)}.
 4. The CA only minimum input pulse width is defined at the V_{REF(CA)}.
 5. vCIHL_AC does not have to be met when no transitions are occurring.
 6. ^tCA2CA is defined as the fastest CA[x] mask center to the slowest CA[y] mask center.
 7. ^tCA2CA offset shared CA is the (per channel) offset for shared CA and is defined for die that share the same package and power supplies.



LPDDR5/LPDDR5X AC/DC and Interface Specifications CA Rx Specification

8. The Rx voltage and absolute timing requirements apply for all CA operating frequencies at or below 67 for all speed bins. For example t_{CIVW1} (ns) = 2.24ns at or below 67 MHz CK frequencies.



LPDDR5/LPDDR5X AC/DC and Interface Specifications CA Rx Specification

t_{CA2CA_share} Definition


For cases where the CA signals are shared between two die in the same package that utilize the same power supplies (byte mode), t_{CA2CA_share} is required.

$t_{CA2CA_share_R}$ Definition

$CA2CA_share_R = \text{MAX}(CA2CA_CAi_Die_R)$ if $\text{MIN}(CA2CA_CAi_Die_R) \geq 0$ |
 $\text{MAX}(CA2CA_CAi_Die_R) - \text{MIN}(CA2CA_CAi_Die_R)$ if $\text{MAX}(CA2CA_CAi_Die_R) \geq 0$
 and $\text{MIN}(CA2CA_CAi_Die_R) < 0$ | $\text{MIN}(CA2CA_CAi_Die_R)$ if $\text{MAX}(CA2CA_CAi_Die_R) < 0$

Figure 26: CK_t Rising Edge CA Mask

$$t_{CA2CA_share} = \text{MAX}(CA2CA_share_R, CA2CA_share_F)$$





LPDDR5/LPDDR5X AC/DC and Interface Specifications CS Rx Specification


^tCA2CA_share_F Definition

$$\text{CA2CA_share_F} = \text{MAX}(\text{CA2CA_CAi_Die_F}) \text{ if } \text{MIN}(\text{CA2CA_CAi_Die_F}) \geq 0 \mid$$

$$\text{MAX}(\text{CA2CA_CAi_Die_F}) - \text{MIN}(\text{CA2CA_CAi_Die_F}) \text{ if } \text{MAX}(\text{CA2CA_CAi_Die_F}) \geq 0 \text{ and } \text{MIN}(\text{CA2CA_CAi_Die_F}) < 0 \mid$$

$$\text{MIN}(\text{CA2CA_CAi_Die_F}) \text{ if } \text{MAX}(\text{CA2CA_CAi_Die_F}) < 0$$

Figure 27: CK_t Falling Edge CA Mask



CS Rx Specification


CS Rx Mask and Single Pulse Definition

CS Rx is defined as either asynchronous or synchronous mode. The asynchronous mode Rx spec applies during power down/deep sleep mode and exit from power down/deep sleep mode. Synchronous mode applies when not in exit mode.


CS Rx Mask and Single Pulse Definition for Synchronous Mode

CS Rx mask for synchronous mode is defined as a hexagonal mask shape as shown below. CS signals apply the same compliance mask and operate in single data rate mode.

The receiver mask (Rx Mask) defines the area that the input signal must not encroach on for the DRAM input receiver to successfully capture a valid input signal.


Figure 28: Synchronous Mode CS Rx Mask Definition


CS Rx Single Pulse Definition


Figure 29: Synchronous Mode CS Rx Single Pulse Definition


Note: 1. Single pulse includes any cycle of pulse.



LPDDR5/LPDDR5X AC/DC and Interface Specifications CS Rx Specification

Figure 30: Synchronous Mode CS Timing at DRAM Pin



Note: 1. Timing terms are measured from CK_t/CK_c (differential mode)/CK (single-end mode) to the center (midpoint) of the ^tCSIVW1 and ^tCSIVW2 window taken at the midpoint and vCSIVW voltage levels.

CS Rx Input Level Definition for Asynchronous Mode

The CS Rx specification for power-down mode is defined and shown in the following figure. CS has to be lower than V_{ILPD} to remain in power-down mode or deep-sleep mode. To exit from power-down or deep-sleep mode, CS must satisfy V_{IHPD} and power-down/deep-sleep timing specifications.

Figure 31: Asynchronous Mode V_{IHPD} and V_{ILPD} at Power-Down Exit




Table 97: CS Rx Specifications

Item	Symbol	Min/ Max	CK Frequency (MHz)												Unit	Note
			67 ⁶	133	200	266	344	400	467	533	600	688	750	800		
Rx mask																
CS Rx mask height	vCSIVW	Min	180										TBD		mV	2



LPDDR5/LPDDR5X AC/DC and Interface Specifications DQ, DMI, Parity, and DBI Rx Specification

Table 97: CS Rx Specifications (Continued)

Item	Symbol	Min/ Max	CK Frequency (MHz)														Unit	Note
			67 ⁶	133	200	266	344	400	467	533	600	688	750	800	937.5	1006.5		
CS Rx mask width at V _{REFCS}	^t CSIVW1	Min	0.3											TBD		UI	1	
CS Rx mask width at ^v CSIVW	^t CSIVW2	Min	0.22											TBD		UI	1	
Rx single pulse																		
CS Rx pulse amplitude	^v CSIHL_ AC	Min	240											TBD		mV	3	
CS reference voltage	^v REFCS		V _{DD2H} /3													mV		
CS Rx pulse width	^t CSIPW	Min	0.6											TBD		UI		
Power down																		
CS V _{IL} during power down/ deep sleep	V _{ILPD}	Max	130													mV	4	
CS V _{IH} during power down/ deep sleep	V _{IHPD}	Min	550													mV	5	
		Max	V _{DD2H} + 200															

- Notes:
1. CS Rx mask voltage and timing parameters at the pin include temperature drift and voltage AC noise impact based on Z(f) specification at a fixed temperature on the package. The voltage supply noise must comply to the component min/max DC operating conditions.
 2. CS single-pulse signal amplitude into the receiver must meet or exceed v_{CSIHL_AC} at any point over the total UI; no timing requirement above a certain level. v_{CSIHL_AC} is the peak-to-peak voltage centered around V_{REFCS} such that $v_{CSIHL_AC}/2$ min has to be met both above and below V_{REFCS} .
 3. v_{CSIHL_AC} does not have to be met when no transitions are occurring.
 4. The input voltage presented to the CS Rx pin during power down should be 0V nominally to minimize leakage current.
 5. V_{IHDP} is only applied for POWER DOWN and DEEP SLEEP EXIT operations.
 6. The Rx voltage and absolute timing requirements apply for all CS operating frequencies at or below 67 for all speed bins. For example, t_{CSIVW1} (ns) = 4.477ns at or below 67 MHz CK frequency.

DQ, DMI, Parity, and DBI Rx Specification

DQ, DMI, Parity, DBI Rx Mask, and Single Pulse Definition

LPDDR5 DQ, DMI, Parity, and DBI Rx mask is defined as the hexagonal mask shown below. The mask (v_{DIVW} , t_{DIVW1} , t_{DIVW2}) defines the area that the input signal must not encroach on for the DQ input receiver to successfully capture an input signal.



LPDDR5/LPDDR5X AC/DC and Interface Specifications DQ, DMI, Parity, and DBI Rx Specification

Figure 32: DQ, DMI, Parity, and DBI Rx Mask Definition





Figure 33: DQ to WCK, $t_{WCK2DQI}$, and t_{DQ2DQ} Timing at the DRAM Pins Referenced from the Internal Latch.




- Notes:
1. $t_{WCK2DQI}$ is measured at the center (midpoint) of the t_{DIVW} window.
 2. DQIz represents the max $t_{WCK2DQI}$ in this example.
 3. DQIy represents the min $t_{WCK2DQI}$ in this example.

DQ, DMI, Parity and DBI Rx single pulse definition is shown below.



LPDDR5/LPDDR5X AC/DC and Interface Specifications DQ, DMI, Parity, and DBI Rx Specification

Figure 34: DQ, DMI, Parity, and DBI Rx Single Pulse Definition



- Notes: 1. Single pulse includes any cycle of pulse.
2. $V_{REF(DQ)}$ is a calculated value based on V_{DDQ} and MR14/MR15.

Table 98: DQ, DMI, Parity, and DBI Rx Mask and Single-Pulse Specification

Item	Sym- bol	Min /Max	WCK Frequency (MHz)														Unit	Note
			266 ⁵	533	800	1067	1375	1600	1867	2134	2400	2750	3000	3200	3750	4266		
Rx mask																		
DQ Rx mask height	vDIVW	Min	140	120				100						TBD		mV	1, 2	
DQ Rx mask width at V _{REF(DQ)}	^t DIVW 1	Min	0.35											TBD		UI	1	
DQ Rx mask width at vDIVW	^t DIVW 2	Min	0.18											TBD		UI	1	
Rx single pulse																		
DQ Rx pulse amplitude	vDIHL_AC	Min	140													mV	3	
DQ Rx pulse width	^t DIPW	Min	0.45													UI	4	
DQ Rx pulse width above/below vDIVW	^t DIHL	Min	0.25													UI	4	
DQ V _{REF}																		
DQ V _{REF}	V _{REF(DQ)}	Max	350					225							mV			
		Min	75													mV		

- Notes: 1. Data Rx mask voltage and timing parameters are applied per pin and include the DRAM DQ-to-DQS voltage AC noise impact for frequencies greater than TBD MHz and maximum voltage of TBDmV peak to peak from DC-TBD MHz at a fixed temperature on the



LPDDR5/LPDDR5X AC/DC and Interface Specifications DQ and DQS Output Timing

package. The voltage supply noise must comply with the component min/max DC operating conditions.

2. Rx mask voltage $vDIVW$ must be centered around $V_{REF(DQ)}$.
3. DQ single-input pulse amplitude into the receiver has to meet or exceed $vDIHL_AC$ at any point over the total UI. $vDIHL_AC$ is the peak-to-peak voltage centered around $V_{REF(DQ)}$ such that the $vDIHL_AC/2$ minimum has to be met both above and below $V_{REF(DQ)}$.
4. The DQ-only minimum input pulse width is defined at the $V_{REF(DQ)}$.
5. The Rx voltage and absolute timing requirements apply for all DQ operating frequencies at or below 266 MHz for all speed bins. For example $tDIVW1$ (ns) = 656.7ps at or below 266 MHz WCK frequency.

DQ and DQS Output Timing

Table 99: READ AC Timing

Parameter	Symbol	Min/Max	Value	Unit
RDQS_c low-impedance time from CK_t, CK_c	$t_{LZ}(RDQS)$	Min	$(RL \times t_{CK}) + t_{WCK2CK} (Min) + t_{WCK2DQO} (Min) - (t_{RPRE} (Max) \times t_{CK}) - TBD$	ps
RDQS_c high-impedance time from CK_t, CK_c	$t_{HZ}(RDQS)$	Max	$(RL \times t_{CK}) + t_{WCK2CK} (Max) + BL/n_{min} + (RPST (Max) \times t_{CK}) - TBD$	ps
DQ low-impedance time from CK_t, CK_c	$t_{LZ}(DQ)$	Min	$(RL \times t_{CK} + t_{WCK2CK} (Min) + t_{DQSQ} (Min) - TBD$	ps
DQ high-impedance time from CK_t, CK_c	$t_{HZ}(DQ)$	Max	$(RL \times t_{CK}) + t_{WCK2CK} (Max) + t_{WCK2DQO} (Max) + BLn_{min} - TBD$	ps

Table 100: DQ and DQS Output Timing

Notes 1 applies to entire table.

Parameter	Symbol	Data Rate (Mb/s)				Unit	Note
		3200/5500/6400		7500/8533			
		Min	Max	Min	Max		
RDQS_t/_c to DQ skew per byte group	^t DQSQ	-	0.26	-	0.33	UI	2, 3, 8, 9
DQ eye width per pin	^t QW	^t WCKH/L(abs) (Min) – 0.17	-	^t WCKH/L(abs) (Min) – TBD	-	UI	2, 3, 4, 5, 8, 9
Average 1UI jitter of RDQS (Duty-Cycle jitter)	^t jitRDQS_1UI(av g)	-0.017	0.017	-0.017	0.017	UI	6, 7, 8, 9
Absolute 1UI jitter of RDQS	^t jitRDQS_1UI(ab s)	-0.039	0.039	-0.039	0.039	UI	6, 7, 8, 9
Absolute 2UI jitter of RDQS	^t jitRDQS_2UI(ab s)	-0.03	0.03	-0.03	0.03	UI	6, 7, 8, 9



LPDDR5/LPDDR5X AC/DC and Interface Specifications

DQ and DQS Output Timing

Table 100: DQ and DQS Output Timing (Continued)

Notes 1 applies to entire table.

Parameter	Symbol	Data Rate (Mb/s)				Unit	Note
		3200/5500/6400		7500/8533			
		Min	Max	Min	Max		
Absolute 3UI jitter of RDQS	tjitRDQS_3UI(absolute)	-0.056	0.056	-0.056	0.056	UI	6, 7, 8, 9
Absolute 4UI jitter of RDQS	tjitRDQS_4UI(absolute)	-0.035	0.035	-0.035	0.035	UI	6, 7, 8, 9
Remainder of absolute 1UI jitter of RDQS with average 1UI jitter removed	tjitRDQS_1UI	-0.022	0.022	-0.022	0.022	UI	6, 7, 8, 9, 10
Remainder of absolute 3UI jitter of RDQS with average 1UI jitter removed	tjitRDQS_3UI	-0.039	0.039	-0.039	0.039	UI	6, 7, 8, 9, 11

- Notes:
- These parameters are defined over voltage and temperature after DCA.
 - These parameters are a function of WCK input clock jitter t_{WCKH} and t_{WCKL} . Note for $t_{WCKL(abs)min}$ of $0.43t_{CK} = 0.86 UI$
 - These parameters are defined as min/max across all DQ pins per byte group. This includes the across pin variation within a byte group.
 - These parameters are defined per DQ pin where $t_{QW} = t_{QH(pin)} - t_{DQSQ(pin)}$ for the eye width.
 - Equation applies to $t_{WCKH/L(abs)} MIN = 0.43 \dots 0.46t_{CK}$. If $t_{WCKH/L(abs)} MIN \geq 0.46t_{CK}$ then $t_{QW} = 0.75UI$
 Example1: If $t_{WCKH/L(abs)} MIN$ is $0.43t_{WCK}$ then $t_{QW} MIN = t_{WCKH/L(abs)} MIN - 0.17 UI = 0.86 UI - 0.17UI = 0.69UI$.
 Example2: If $t_{WCKH/L(abs)} MIN$ is $0.46t_{WCK}$ then $t_{QW} MIN = t_{WCKH/L(abs)} MIN - 0.17 UI = 0.92 UI - 0.17UI = 0.75UI$.
 Example3: If $t_{WCKH/L(abs)} MIN$ is $0.48t_{WCK}$ then $t_{QW} MIN = 0.75UI$.
 - This parameter is defined as $t_{jitRDQS_NUI} = t_{RDQS_NUI} - N * UI$ where $N = 1, 2, 3, 4$ and UI is the unit interval. Example $t_{jitRDQS_2UI} = t_{RDQS_2UI} - 2 * UI$.
 - These parameters are a function of $VDD2H Z_{max}$. When $VDD2H Z_{max}$ is below 10 mohms from 2-10MHz and 20 mohms at 20MHz the min and max spec values will reduce by $0.005UI$.
 Example: $t_{jitRDQS_3UI} MIN = -0.0385$ and $t_{jitRDQS_3UI} MAX = 0.0385$
 - When operating in WCK low frequency mode (MR18 OP[3]=0b), <3200 data rate timing parameters are applied.
 - When operating in WCK high frequency mode (MR18 OP[3]=1b), 3200/5500/6400 data rate timing parameters are applied.
 - $t_{jitRDQS_1UI} MAX = t_{jitRDQS_1UI(abs)} MAX - t_{jitRDQS_1UI(avg)} MAX$; $t_{jitRDQS_1UI} MIN = t_{jitRDQS_1UI(abs)} MIN - t_{jitRDQS_1UI(avg)} MIN$
 - $t_{jitRDQS_3UI} MAX = t_{jitRDQS_3UI(abs)} MAX - t_{jitRDQS_1UI(avg)} MAX$; $t_{jitRDQS_3UI} MIN = t_{jitRDQS_3UI(abs)} MIN - t_{jitRDQS_1UI(avg)} MIN$




DQ NUI Tx Jitter Specification

DQ-to-RDQS Differential Jitter

The DRAM DQ-to-RDQS differential jitter is defined to support both SOC matched and unmatched DQ-RDQS input receiver (Rx) types over number of UI (NUI) of mismatch. All output timings are referenced to RDQS for source synchronous timing relationships. The appropriate RDQS preamble mode must be selected to support the unmatched SOC Rx. It is the responsibility of the SOC and the system to ensure that the advanced RDQS preamble edges are robust for system operation.

The NUI DQ-to-RDQS output timing is defined as t_{RDQS_NUI} in conjunction with t_{QH} and t_{DQSQ} , where NUI defines the number of UI that RDQS shifts from the corresponding DQ as shown in the figure below.

Figure 35: NUI DQ-to-RDQS Output Timing Definition




The effective eye width available at the DRAM per byte for an unmatched Rx will be $t_{QH} - t_{DQSQ} - |j_{RDQS_NUI}|$ where $j_{RDQS_NUI} = t_{RDQS_NUI} - N \cdot UI$ with $N = 1, 2, 3, 4$ and UI is the unit interval.

The effective eye width available at the DRAM per pin will be $t_{QW} - |j_{RDQS_NUI}|$ where $j_{RDQS_NUI} = t_{RDQS_NUI} - N \cdot UI$ with $N = 1, 2, 3, 4$ and UI is the unit interval and $t_{QW} = t_{QH(pin)} - t_{DQSQ(pin)}$.




LPDDR5/LPDDR5X AC/DC and Interface Specifications DQ NUI Tx Jitter Specification

Figure 36: t_{QW} Example of Eye Width per Pin and Relationship of $t_{DQSQ}(\text{pin})$ and $t_{QH}(\text{pin})$ Across Byte Group




The figures below include examples of 0 and 3UI mismatch using the 4 t_{WCK} RDQS read preamble of 2 t_{WCK} static + 2 t_{WCK} toggle.

Figure 37: Read Burst Example for Pin DQx Depicting Bits 0 and 5 Relative to the RDQS Edge for 0 UI Mismatch



Note: It is the responsibility of the SOC and system to ensure the advanced RDQS preamble edges are robust for system operation.

Figure 38: Read Burst Example for Pin DQx Depicting Bits 0 and 5 Relative to the RDQS Edge for 3 UI Mismatch





LPDDR5/LPDDR5X AC/DC and Interface Specifications DQ NUI Tx Jitter Specification

Note: It is the responsibility of the SOC and system to ensure the advanced RDQS preamble edges are robust for system operation.



LPDDR5/LPDDR5X AC/DC and Interface Specifications

Input/Output Capacitance

Input/Output Capacitance

Table 101: Input/Output Capacitance

Parameter	Symbol	Min/ Max	Data Rate (Mb/s)			Unit	Note
			533–5500	6400	7500–8533		
Input capacitance, CK _t and CK _c	CCK	Min	0.3	0.3	0.3	pF	1, 2
		Max	1.4	0.8	0.8		
Input capacitance delta, CK _t and CK _c	CDCK	Min	0.0	0.0	0.0	pF	1, 2, 3
		Max	0.09	0.09	0.09		
Input capacitance, WCK _t and WCK _c	CWCK	Min	0.3	0.3	0.3	pF	1, 2
		Max	1.0	0.9	0.8		
Input capacitance delta, WCK _t and WCK _c	CDWCK	Min	0.0	0.0	0.0	pF	1, 2, 4
		Max	0.09	0.09	0.09		
Input capacitance, all other input-only pins	CI	Min	0.3	0.3	0.3	pF	1, 2, 5
		Max	1.4	0.8	0.8		
Input capacitance delta, all other input-only pins	CDI	Min	-0.1	-0.1	-0.1	pF	1, 2, 6
		Max	0.1	0.1	0.1		
Input/output capacitance, DQ and DMI	CIO	Min	0.3	0.3	0.3	pF	1, 2, 7
		Max	1.0	0.9	0.8		
Input/output capacitance delta, DQ and DMI	CDIO	Min	-0.1	-0.1	-0.1	pF	1, 2, 9
		Max	0.1	0.1	0.1		
Output capacitance, RDQS _t and RDQS _c	COO	Min	0.3	0.3	0.3	pF	1, 2
		Max	1.0	0.9	0.8		
Output capacitance delta, RDQS _t and RDQS _c	CDOO	Min	0.0	0.0	0.0	pF	1, 2, 8
		Max	0.1	0.1	0.1		
Input/output capacitance, ZQ pin	CZQ	Min	0.0	0.0	0.0	pF	1, 2
		Max	5.0	5.0	5.0		

- Notes:
1. This parameter applies to the die device including IO capacitance and RDL if needed (does not include package capacitance, such as the bond wire).
 2. This parameter is not subject to production tests. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with V_{DD1} , V_{DD2} , V_{DDQ} , V_{SS} , V_{SS} applied and all other pins floating).
 3. Absolute value of CCK_t-CCK_c.
 4. Absolute value of CWCK_t-CWCK_c.
 5. CI applies to CS CA[6:0].
 6. $CDI = CI - 0.5 \times (CCK_t + CCK_c)$.
 7. DMI loading matches DQ.
 8. Absolute value of CRDQS_t-CRDQS_c.
 9. $CDIO = CIO - \text{Average}(CDQ_n, CDMI)$ in byte-lane.



Revision History

Rev. E – 12/2020

Update to reflect latest JEDEC or adding LPDDR5X parameters

- Absolute Maximum DC rating table update
- Recommended DC operating conditions table update
- Deleteing tFC_middle parameter
- tWCK2DQ AC timing Parameters table update
- New table: WCK stop AC timing
- New Table : NT-ODT AC timing
- Clock AC timing table update
- Write Data Clock AC timing table update
- CA Rx specifications table update
- DQ, DMI, Parity, and DBI Rx Mask and Single-Pulse Specification table update
- DQ and DQS Output Timing table update
- Input/Output Capacitance table update

Rev. D – 04/2020

- Core AC timings: Text change from Link ECC to Write Link ECC
- Input leakage current table update
- Added tOSCPD to power down AC timing table
- tPDN spec. update
- Changed tWCK2DQI_LF max value from 900ps to TBD
- tWCK2DQI_rank2rank max, tWCK2DQO_rank2rank max LF mode spec update
- Added Table : WCK2DQI/WCK2DQO Interval Oscillator AC Timing
- Typo correction for tWR2WCK: Min spec to Max spec
- Typo correction for tWCK(avg) max value
- DQ and DQS Output timing table update

Rev. C – 02/2020

All the updates are based on JEDEC JESD209-5A except Temperature Derating AC Timing Table.

- Recommended DC operating condition table
- Added ESD specification table
- Added Differential Output Slew Rate table
- Updated Temperature Derating AC Timing Table. (JEDEC spec. is still TBD)
- Added Notes to Table 59
- Added tXDSM_XP, tPDECSODTOFF, tPDXCSDTON in Table60
- Added VREFCA update timing table
- Added VREFDQ update timing table
- Updated WCK2CK Leveling Timing Parameters Table
- Updated WCK Oscillator Matching Error Specification for HF Mode Table
- Updated WCK Oscillator Matching Error Specification for LF Mode Table



LPDDR5/LPDDR5X AC/DC and Interface Specifications Revision History

- Updated Command Bus Training AC Timing Table
- Added Enhanced WCK Always On Mode Timing Table
- VREFCA value update
- tQW value update
- Updated legal status to Production

Rev. B – 04/2019

- Typo correction: VREFCAmax 350-->367mV
- Typo correction: VDQSR2 0.5-->4.8 mV/us
- data pattern correction for IDD4R DBI off Pattern B BL1
- Unit correction SRIdiff_WCK
- Unit correction VWCKIVW,tWCKHL,SRIWCKSE
- tPDN spec TBD-->10ns,1nCK
- correction tWLDQOFF min-->max
- tWCK to CK/DQ offset rank to rank variation table update
- 4 new spec added to CBT: tXCBT,tCBTWCKODTFIX,tCBTODTOFF,tCBTNTODTOFF
- DQ and DQS output timing: TBD spec fixed
- Added single ended CK/WCK input voltage specification for differential mode and re-organized section order.

Rev. A – 01/2019

- Initial release

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000
www.micron.com/products/support Sales inquiries: 800-932-4992
 Micron and the Micron logo are trademarks of Micron Technology, Inc.
 All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.