

TN-62-08: LPDDR5 Non-Target On-Die Termination Introduction

Technical Note

LPDDR5 Non-Target On-Die Termination

Introduction

DRAM non-target on-die termination (NT ODT) is a new feature introduced LPDDR5. The purpose of NT ODT is to improve signal integrity for DQ bus signals (DQ, DMI, RDQS) in a dual-rank configuration. In this configuration, DQ/DMI/DQS signals from controller to LPDDR5 are point-to-2-point connections. During READ or WRITE operation, reflection from a non-target DRAM device causes some noise and deteriorates signal waveforms at the receiver. Enabling termination on non-target DRAM devices reduces reflection and improves signal waveforms at the receiver.

NT ODT Overview

The DRAM NT ODT function is enabled by MR11 OP[3] = 1b, and its ODT value is set by MR41 OP[7:5]. The NT ODT is activated at all states. A simple DRAM ODT configuration at read and write is shown in the figure below. NT ODT enabling pins should be driven LOW in standby mode to avoid current leakage. A loopback test function for debugging and testing between the device and system on a chip (SOC) is supported by enabling the MR41 OP[7:5] NT ODT setting.

Figure 1: DRAM ODT Configuration of NT ODT Mode




Table 1: ODT Status

Current DRAM State	Non-Target DRAM State	Target DRAM State		
Power-down				
Self refresh power-down		NT ODT value (MP41 OD[7:5])		
Deep-sleep mode		NT ODT value (MR41 OP[7:5])		
Precharge/active standby	NT ODT value (MR41 OP[7:5])			
Write/masked write/write-FIFO		Target DRAM ODT value (MR11 OP[2:0])		
Read/read-FIFO/read DQ calibration/MRR		PDDS/PUDS		



TN-62-08: LPDDR5 Non-Target On-Die Termination Introduction

Table 2: MR11 Op Code Bit Definitions

Feature	Туре	OP	Definition
DQ ODT	R/W	OP[2:0]	000b: Disable (default)
(DQ bus receiver on-die termination)			001b: RZQ/1
			010b: RZQ/2
			011b: RZQ/3
			100b: RZQ/4
			101b: RZQ/5
			110b: RZQ/6
			111b: RFU
NT ODT EN		OP[3]	0b: Target ODT mode (default)
(non-target on-die termination enabled)			1b: Non-target ODT mode

Table 3: MR41 Op Code Bit Definition

Feature	Туре	OP	Data
NT DQ ODT (non-target DQ bus receiver on-die termination)	W	OP[7:5]	000b: Disable
			001b: RZQ/1
			010b RZQ/2
			011b: RZQ/3 (default)
			100b: RZQ/4
			101b: RZQ/5
			110b: RZQ/6
			111b: RFU

Because NT ODT must be used with target ODT, the mode register (MR) combination that disables DQ ODT and enables NT ODT is inhibited (MR11 OP[2:0] = 000B, MR11 OP[3] = 1b).

The table below shows all combinations where equivalent ODT is RZQ/1, RZQ/2, RZQ/3, RZQ/4, RZQ/5, or RZQ/6.

Table 4: Combination of Target ODT, NT ODT, and SOC ODT

ODT _{NT}	ODT _T	ODT _{SOC}	Write (ODTeq = ODT _{NT} ∥ODT _T)	Read (SOC ODT MR17 OP[2:0])
RZQ/1	RZQ/1	RZQ/0 (disabled)	RZQ/2	RZQ/1
	RZQ/2	RZQ/1	RZQ/3	RZQ/2
	RZQ/3	RZQ/2	RZQ/4	RZQ/3
	RZQ/4	RZQ/3	RZQ/5	RZQ/4
	RZQ/5	RZQ/4	RZQ/6	RZQ/5
	_	RZQ/5	-	RZQ/6



TN-62-08: LPDDR5 Non-Target On-Die Termination Introduction

Table 4: Combination of Target ODT, NT ODT, and SOC ODT (Continued)

ODT _{NT}	ODT _T	ODT _{SOC}	Write (ODTeq = ODT _{NT} ODT _T)	Read (SOC ODT MR17 OP[2:0])	
	-				
RZQ/2	RZQ/1	RZQ/0 (disabled)	RZQ/3	RZQ/2	
	RZQ/2	RZQ/1	RZQ/4	RZQ/3	
	RZQ/3	RZQ/2	RZQ/5	RZQ/4	
	RZQ/4	RZQ/3	RZQ/6	RZQ/5	
	-	RZQ/4	-	RZQ/6	
RZQ/3	RZQ/1	RZQ/0 (disabled)	RZQ/4	RZQ/3	
	RZQ/2	RZQ/1	RZQ/5	RZQ/4	
	RZQ/3	RZQ/2	RZQ/6	RZQ/5	
	_	RZQ/3	-	RZQ/6	
RZQ/4	RZQ/1	RZQ/0 (disabled)	RZQ/5	RZQ/4	
	RZQ/2	RZQ/1	RZQ/6	RZQ/5	
	_	RZQ/2	-	RZQ/6	
RZQ/5	RZQ/1	RZQ/0 (disabled)	RZQ/6	RZQ/5	
	-	RZQ/1	-	RZQ/6	
RZQ/6	RZQ/0 (disabled)	RZQ/0 (disabled)	RZQ/6	RZQ/6	



NT ODT Timing

Timing During Write

When NT ODT mode is enabled, ODT timings (ODTLon, ODTLoff) are referenced to the WRITE command, and the ODT value in the target rank can be updated within ^tODTon,max, as shown in the figure below. After a WRITE operation, the target ODT value should be recovered to a predefined non-target DRAM ODT value within ^tODToff,max.

CS_Rank0 WI WRITE X WRITE X DES CA Rank0 DES DES DES CAS(WS WR = DES CMD Rank0 WRITE DES DES DES DES DES DES DES DES CS_Rank1 CA Rank1 DES CMD Rank1 DES DES WCKPRE_toggle_WR tWCKENL WR tWCKPRE_statio WCK t ODTLor tODTon (MAX) ODT_Rank0 NT ODT Target ODT NT ODT Transition Transition tODTon (MIN) tODToff (MIN) ODT Rank1 NT ODT ODTLoff Don't Care


Figure 2: ODT Control on a Non-Target DRAM for Write (MR0 OP[0] = 0b)

Timing During Read

When NT DRAM ODT mode is enabled, ODT timings (ODTLoff_RD, ODTLon_RD) are referenced to the READ command, and the ODT value in the target rank is disabled within ^tODT_RDoff,max, as shown in the figure below. After a READ operation, disabled ODT should be recovered to a predefined non-target DRAM ODT value within ^tODT_RDon,max.



Figure 3: ODT Control on a Non-Target DRAM for Read






NT ODT Simulation

WRITE Operation Signal Integrity Improvement

The figure below shows the LPDDR5 package stacked on a SOC package in a package-on-package (POP) configuration. TL3 is the stub length and simulation is done for three TL3 values: 0.85mm, 0.98mm, and 5.5mm.

Figure 4: WRITE Operation Topology



TL: Trace Length

As shown in the figure below, if the stub length is short (TL3 = $0.85 \, \text{mm}$ or $0.98 \, \text{mm}$), the signal waveform is clean even without NT ODT. However, when the stub length is very long (TL3 = $5.5 \, \text{mm}$), the signal waveform degrades and the data eye is significantly reduced without NT ODT. As the NT ODT value is reduced (stronger ODT), the data eye becomes larger. (The largest eye opening with NT ODT = $48 \, \text{ohm}$ and target ODT = $240 \, \text{ohm}$ for Case 3.)


Figure 5: WRITE Operation Simulation Waveform

ODT setting							
NT-ODT	-	240	120	80	60	48	40
T-ODT	40	48	60	80	120	240	-
Case 1 TL3=0.85mm	VREF=.13V	VREF=0.1275V	VREF=0.13V	VREF=0.1275V	VREF=0.13V	VREF=0.13V	VREF=0.13V
Case 2 TL3=0.98mm	VREF=0.13V	VREF=0.1275V	VREF=0.13V	VREF=0.13V	VREF=0.13V	VREF=0.13V	VREF=0.13V
Case 3 TL3=5.5mm	VREF= -	VREF=0.1215V	VREF=0.1235V	VREF=0.125V	VREF=0.125V	VREF=0.13V	VREF=0.1325V

The figure below shows the data eye value derived from the WRITE operation simulation waveform shown above.



Figure 6: WRITE Operation Data Eye Result






READ Operation Signal Integrity Improvement

READ operation topology is the same as WRITE operation topology, but the opposite data direction.

Figure 7: READ Operation Topology




TL: Trace Length

As shown in the figure below, if the stub length is short (TL3 = $0.85 \, \text{mm}$ or $0.98 \, \text{mm}$), the signal waveform is clean even without NT ODT. However, when the stub length is very long (TL3 = $5.5 \, \text{mm}$), the signal waveform degrades and the data eye is significantly reduced without NT ODT. As the NT ODT value is reduced (stronger ODT), the data eye becomes larger. (The largest eye opening with NT ODT = $120 \, \text{ohm}$ and target SOC ODT = $60 \, \text{ohm}$ for Case 3.)




Figure 8: READ Operation Simulation Waveform



The figure below shows the data eye value derived from the READ operation simulation waveform shown above.

Figure 9: READ Operation Data Eye Result





NT ODT value selection

Important Note

NT ODT value is common for Read and Write operation, programmed with MR41 OP[7:5]. NT ODT value cannot be changed in Read to Write or Write to Read with minimum command interval. NT ODT value must be carefully selected considering the same value is used for both Read and Write operation.



TN-62-08: LPDDR5 Non-Target On-Die Termination Revision History

Revision History

Rev. B-04/2020

• Adding Important note to NT ODT simulation

Rev. A - 07/2019

· Initial release

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000 www.micron.com/products/support Sales inquiries: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.