

441b: x64 Automotive LPDDR5 SDRAM **Features**

Automotive LPDDR5 SDRAM

MT62F512M64D4, MT62F1G64D8

Features	Options	Marking
 Architecture 12.8 GB/s maximum bandwidth per channel 	 LPDDR5 V_{DD1}/V_{DD2H}/V_{DD2L}/V_{DDQ}: 1.8V/1.05V/0.9V/0.5V Array configuration 	MT62F
- Frequency range: 800–5 MHz (data rate range per	- 512 Meg x 64 (4 channels x16 I/O)	512M64
pin: 6400–40 Mb/s with WCK:CK = 4:1) - Selectable CKR	 1 Gig x 64 (4 channels x16 I/O) 	1G64
LPDDR5 data interface	Device configuration dia in package	$\mathrm{D4^1}$
 Single x16 channel/die 	4 die in package8 die in package	D41 D8
 Double-data-rate command/address entry 	FBGA "green" package	Do
 Differential command clocks (CK_t/CK_c) for high-speed operation Differential data clocks (WCK_t/WCK_c) 	- 441-ball TFBGA (14.0mm × 14.0mm, seated height: 1.1mm MAX, Ø0.42 SMD)	EK
 Differential read strobe (RDQS_t/RDQS_c) 	• Speed grade, cycle time (tWCK)	
- 16 <i>n</i> -bit or 32 <i>n</i> -bit prefetch architecture	- 6400 Mb/s	-031
- 4KB page size with 8-bank (8B mode), 2KB page	 Functional Safety (FuSa) 	F^2
 size with bank group (BG mode), or 16-bank (16B mode) operation Command-selectable burst lengths (BL = 16 or 32) in bank group or 16-bank modes Background ZQ calibration/command-based ZQ calibration Link protection (link ECC) support 	 Micron HW-Evaluated (ISO 26262-8:2018, cl. 13) FMEDA (ISO 26262-5:2018, cl. 8, 9) External assessment report Suitable for systems up to ASIL D Automotive grade AEC-Q100 	A
- Partial-array self refresh (PASR) and partial-array	– PPAP	
auto refresh (PAAR) with segment mask	 Operating temperature: 	
 Ultra-low-voltage core and I/O power supplies V_{DD1} = 1.70–1.95V; 1.8V NOM 	$-40^{\circ}\text{C} \le \text{T}_{\text{C}} \le +95^{\circ}\text{C}$	IT
$-V_{DD1} = 1.70-1.93V, 1.6V NOW$ $-V_{DD2H} = 1.01-1.12V; 1.05V NOM$	$-40^{\circ}\text{C} \le \text{T}_{\text{C}} \le +105^{\circ}\text{C}$	AT
$-V_{DD2H} = 1.01-1.12 \text{ V}, 1.03 \text{ V NOW}$ $-V_{DD2L} = V_{DD2H} \text{ or } 0.87-0.97 \text{ V}; 0.9 \text{V NOM}$	$40^{\circ}\text{C} \le \text{T}_{\text{C}} \le +125^{\circ}\text{C}$	UT^3
- V _{DDQ} = 0.5V NOM or 0.3V NOM (ODT off)	• Revision	:В
 I/O characteristics I/O type: Low-swing single-ended, V_{SS} terminated 	Notes: 1. Preliminary status: Products an tions herein are for evaluation ence purposes only and are sul change by Micron without not	and refer- bject to

- Programmable V_{SS} on-die termination (ODT)
- Non target ODT support
- DVFSQ support

• Low power features

- DVFSC: Dynamic voltage frequency scaling core
- Single-ended CK, single-ended WCK, and singleended RDQS
- Data copy
- Write X

1.	Preliminary status: Products and specifica-
	tions herein are for evaluation and refer-
	ence purposes only and are subject to
	change by Micron without notice. Products
	are only warranted to meet Micron's pro-
	duction data sheet specifications.

- 2. For functional safety documentation, contact Micron sales representative.
- 3. Based on automotive usage model. Contact Micron sales representative with questions.



441b: x64 Automotive LPDDR5 SDRAM Features

Part Number Ordering Information

Figure 1: Part Number Chart




Table 1: Part Number List

Part Number	Total Density	Data Rate per Pin
MT62F512M64D4EK-031 AIT:B	4GB (32Gb)	6400 Mb/s
MT62F512M64D4EK-031 AAT:B	4GB (32Gb)	6400 Mb/s
MT62F512M64D4EK-031 AUT:B	4GB (32Gb)	6400 Mb/s
MT62F512M64D4EK-031 FAAT:B	4GB (32Gb)	6400 Mb/s
MT62F1G64D8EK-031 AIT:B	8GB (64Gb)	6400 Mb/s
MT62F1G64D8EK-031 AAT:B	8GB (64Gb)	6400 Mb/s
MT62F1G64D8EK-031 AUT:B	8GB (64Gb)	6400 Mb/s
MT62F1G64D8EK-031 FAAT:B	8GB (64Gb)	6400 Mb/s

FBGA Part Marking Decoder

Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the part number. Micron's FBGA part marking decoder is available at www.micron.com/decoder.

LPDDR5 Data Sheet List

This data sheet only describes the product specifications that are unique to the Micron devices listed in Table 1.

For general LPDDR5 specifications, please refer to the data sheets below.

- General LPDDR5 Specifications 1: Mode Registers
- General LPDDR5 Specifications 2: AC/DC and Interface Specifications
- General LPDDR5 Specifications 3: Features and Functionalities



441b: x64 Automotive LPDDR5 SDRAM Important Notes and Warnings

Important Notes and Warnings

Micron Technology, Inc. ("Micron") reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions. This document supersedes and replaces all information supplied prior to the publication hereof. You may not rely on any information set forth in this document if you obtain the product described herein from any unauthorized distributor or other source not authorized by Micron.

Automotive Applications. Products are not designed or intended for use in automotive applications unless specifically designated by Micron as automotive-grade by their respective data sheets. Distributor and customer/distributor shall assume the sole risk and liability for and shall indemnify and hold Micron harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting directly or indirectly from any use of non-automotive-grade products in automotive applications. Customer/distributor shall ensure that the terms and conditions of sale between customer/distributor and any customer of distributor/customer (1) state that Micron products are not designed or intended for use in automotive applications unless specifically designated by Micron as automotive-grade by their respective data sheets and (2) require such customer of distributor/customer to indemnify and hold Micron harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting from any use of non-automotive-grade products in automotive applications.

Critical Applications. Products are not authorized for use in applications in which failure of the Micron component could result, directly or indirectly in death, personal injury, or severe property or environmental damage ("Critical Applications"). Customer must protect against death, personal injury, and severe property and environmental damage by incorporating safety design measures into customer's applications to ensure that failure of the Micron component will not result in such harms. Should customer or distributor purchase, use, or sell any Micron component for any critical application, customer and distributor shall indemnify and hold harmless Micron and its subsidiaries, subcontractors, and affiliates and the directors, officers, and employees of each against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, or death arising in any way out of such critical application, whether or not Micron or its subsidiaries, subcontractors, or affiliates were negligent in the design, manufacture, or warning of the Micron product.

Customer Responsibility. Customers are responsible for the design, manufacture, and operation of their systems, applications, and products using Micron products. ALL SEMICONDUCTOR PRODUCTS HAVE INHERENT FAIL-URE RATES AND LIMITED USEFUL LIVES. IT IS THE CUSTOMER'S SOLE RESPONSIBILITY TO DETERMINE WHETHER THE MICRON PRODUCT IS SUITABLE AND FIT FOR THE CUSTOMER'S SYSTEM, APPLICATION, OR PRODUCT. Customers must ensure that adequate design, manufacturing, and operating safeguards are included in customer's applications and products to eliminate the risk that personal injury, death, or severe property or environmental damages will result from failure of any semiconductor component.

Limited Warranty. In no event shall Micron be liable for any indirect, incidental, punitive, special or consequential damages (including without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort, warranty, breach of contract or other legal theory, unless explicitly stated in a written agreement executed by Micron's duly authorized representative.



441b: x64 Automotive LPDDR5 SDRAM General Notes

General Notes

Throughout the data sheet, figures and text refer to DQs as DQ. DQ should be interpreted as any or all DQs collectively, unless specifically stated otherwise.

RDQS, CK, and WCK should be interpreted as RDQS_t, RDQS_c, CK_t, CK_c, and WCK_t, WCK_c respectively unless specifically stated otherwise. CA includes all CA pins used for a given density.

In timing diagrams, CMD is used as an indicator only. Actual signals occur on CA[6:0].

 V_{REF} indicates $V_{REF(CA)}$ and $V_{REF(DO)}$.

Complete functionality is described throughout the entire document. Any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.

Any specific requirement takes precedence over a general statement.

Any functionality not specifically stated herein is considered undefined, illegal, is not supported, and will result in unknown operation.



441b: x64 Automotive LPDDR5 SDRAM Functional Safety Notes

Functional Safety Notes

This automotive LPDDR5 DRAM product family has been HW evaluated as outlined by ISO 26262-8:2018, clause 13. The HW evaluation was certified by an external assessor to provide a level of systematic fault coverage that allows its use in systems targeting up to ASIL D compliance.

This LPDDR5 DRAM contains several new functional safety (FuSa) features that operate within the JEDEC LPDDR5 protocols (commands, timings, and so forth). The specification addendum governing these FuSa features is available under NDA. This LPDDR5 DRAM may operate as a standard LPDDR5 DRAM only, or as a standard LPDDR5 DRAM with the additional functional safety features for substantially improved random hardware fault metrics. Contact a Micron sales representative to initiate the process required to obtain the specification addendum.



441b: x64 Automotive LPDDR5 SDRAM Device Configuration

Device Configuration

Table 2: Die Organization in the Package

512M64 (32 Gb/package)	1G64 (64 Gb/package)
x16 mode × 1 die	x16 mode × 1 die
x16 mode × 1 die	x16 mode × 1 die
x16 mode × 1 die	x16 mode × 1 die
x16 mode × 1 die	x16 mode × 1 die
-	x16 mode × 1 die
-	x16 mode × 1 die
-	x16 mode × 1 die
-	x16 mode × 1 die
	x16 mode × 1 die x16 mode × 1 die x16 mode × 1 die

Note: 1. Refer to the Package Block Diagram section in this data sheet.

Table 3: Die Addressing

Description	512 M 64 (512M64 (32 Gb/package)/1G64 (64 Gb/package)						
Density per die		8Gb						
Bits		8,589,934,592						
Bank mode	BG mode	16B mode	8B mode					
Configuration	32Mb × 16 DQ × 4 banks × 4BG	32Mb × 16 DQ × 16 banks	64Mb × 16 DQ × 8 banks					
Number of banks	4	16	8					
Number of bank groups	4	1	1					
Array prefetch bits	256	256	512					
Rows per bank		32,768						
Columns		64						
Page size (bytes)	2048	2048	4096					
Native burst length	16	16	32					
Number of I/Os		16						
Bank address	BA[1:0]	BA[3:0]	BA[2:0]					
Bank group address	BG[1:0]	-	-					
Row address		R[14:0]						
Column address	C[5:0]							
Burst address	B[3:0]	B[3:0]	B[4:0]					
Burst starting address boundary		128-bit						

Notes: 1. Refer to the SDRAM Addressing section in General LPDDR5 Specifications 3.

Refer to the Speed Grades and Effective Burst Length in General LPDDR5 Specifications
 3.



441b: x64 Automotive LPDDR5 SDRAM Refresh Requirement Parameters

Refresh Requirement Parameters

Table 4: Refresh Requirement Parameters

		8Gb		
Parameter	Symbol	BG and 16B Mode	8B Mode	Unit
REFRESH cycle time (all banks)	^t RFCab	210	210	ns
REFRESH cycle time (per bank)	^t RFCpb	120	120	ns
Per bank refresh to per bank refresh time (different bank)	^t PBR2PBR	90	90	ns
Per bank refresh to ACTIVATE command time (different bank)	^t PBR2ACT	7.5	10	ns

Note: 1. This table only describes refresh parameters that are density dependent. Refer to Refresh Requirement section in General LPDDR5 Specifications 3 for all refresh parameters.




441b: x64 Automotive LPDDR5 SDRAM Package Block Diagrams

Package Block Diagrams

Quad Die, Quad Channel

Figure 2: Quad-Die, Quad-Channel Package Block Diagram






441b: x64 Automotive LPDDR5 SDRAM Package Block Diagrams

Eight Die, Quad Channel

Figure 3: Eight-Die, Quad-Channel Package Block Diagram




441b: x64 Automotive Ball Assignments a

and Descriptions LPDDR5 SDRAM

70

Ball Assignments and Descriptions

Figure 4: 441-Ball Quad-Channel FBGA





441b: x64 Automotive LPDDR5 SDRAM Ball Assignments and Descriptions

Table 5: Ball/Pad Descriptions

Symbol	Туре	Description
CK_t_[A:D] CK_c_[A:D]	Input	Clock: CK_t and CK_c are differential clock inputs. All double data rate (DDR) command/address inputs are sampled on both crossing points of CK_t and CK_c. The first crossing point is the rising (falling) edge of CK_t (CK_c) and second crossing point is falling (rising) edge of CK_t (CK_c). Single data rate (SDR) inputs, CS is sampled on the crossing point that is the rising (falling) edge of CK_t (CK_c).
CS0_[A:D], CS1_[A:D]	Input	Chip select: CS is part of the command code, and is sampled on the rising (falling) edge of CK_t (CK_c) unless the device is in power-down or deep sleep mode where it becomes an asynchronous signal. Each rank (0, 1) has its own CS signals. CS1_[A:D] become NC pins in a single-rank package.
CA[6:0]_[A:D]	Input	Command/address inputs: Provide the command and address inputs according to the command truth table.
WCK[1:0]_t_[A:D] WCK[1:0]_c_[A:D]	Input	Data clock: WCK_t and WCK_c are differential clock inputs used for WRITE data capture and READ data output.
DQ[15:0]_[A:D]	I/O	Data input/output: Bidirectional data bus.
RDQS[1:0]_t_[A:D] RDQS[1:0]_c_[A:D]	I/O Output	Read data strobe: RDQS_t and RDQS_c are differential output clock signals used to strobe data during a READ operation. RDQS_t is also used as a parity pin during write link protection enabled. Each byte of data has RDQS_t and RDQS_c signals.
DMI[1:0]_[A:D]	I/O	Data mask inversion: DMI serves multiple functions such as data mask (DM), data bus inversion (DBI), and parity at READ with ECC operation by setting the mode register. DMI is a bidirectional signal and each byte of data has a DMI signal.
ZQ_A_C, ZQ_B_D	Reference	ZQ calibration reference: Used to calibrate the output drive strength and the termination resistance. The ZQ pin should be connected to V_{DDQ} through a 240 Ω ±1% resistor.
$V_{\mathrm{DDQ}}, V_{\mathrm{DD1}}, V_{\mathrm{DD2H}}, \ V_{\mathrm{DD2L}}$	Supply	Power supplies: Isolated on the die for improved noise immunity.
V _{SS}	Supply	Ground reference: Power supply ground reference.
RESET_n	Input	Reset: When asserted LOW, the RESET pin resets the die. Reset is an asynchronous signal.
NC	_	No connect: Not internally connected.





441b: x64 Automotive LPDDR5 SDRAM Package Dimensions

Package Dimensions

441-Ball Package (Package Code: EK)

Figure 5: 441-Ball TFBGA - 14.0mm x 14.0mm x 1.1mm (Package Code: EK)





Notes:

- 1. All dimensions are in millimeters.
- 2. Solder ball composition: SACQ with CuOSP pads (Sn- 4Ag-0.5Cu-3Bi-0.05Ni).



441b: x64 Automotive LPDDR5 SDRAM Product-Specific Mode Register Definition

Product-Specific Mode Register Definition

Table 6: Mode Register Contents

Mode								
Register	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
MRO			Unified NT ODT be- havior mode	DMI out- put behav- ior mode	Optimized refresh mode	Enhanced WCK al- ways-on mode	Latency mode	NT ODT timing mode
		OP[0] =	1b: Device sup	ports differer	nt NT ODT late	ency for DQ ar	nd RDQS	
			OP[1] = 0	b: Device sup	oorts x16 mod	e latency		
		OP	[2] = 1b: Devi	ce supports er	hanced WCK	always-on mo	ode	
			OP[3] = 1b: [Device suppor	ts optimized r	efresh mode		
					havior mode <i>'</i>			
		OP[5] =	1b: The NT OI		ollows the uni	fied NT ODT b	ehavior	
MR5				Manufa				
					b : Micron			
MR6				Revisi				
MR8	1/0 v	vidth			0110b			
IVINO					1100h: 8Gh			
MR13	OP[7:6] = 00b: x16							
			OP[2]	= 0b: Normal				
		1b: 0			DQ7 and V _{REI}		DQ6	
MR19			WCK2DQ OSC FM					
			OP[5]	= 1b: WCK2D0	Q OSC FM supp	ported		
MR21	WXS				ODTD-CSFS	WXFS	RDCFS	WDCFS
	OP[0] = 1b: WRITE DATA COPY function supported							
	OP[1] = 1b: READ DATA COPY function supported							
	OP[2] = 1b: WRITE X function supported							
					DTD-CS is sup	•		
					n can be select	ted with 0 and	11	
MR22	RECC WECC							
	OP[5:4] = 00b: Write link ECC disabled (default) 01b: Write link ECC enabled (See Note 3)							
	OP[7:6] = 00b: Read link ECC disabled (default) 01b: Read link ECC enabled (See Note 3)							
MR24	DFES							
				OP[7] = 1b: DF	E is supported	k		
MR26		RDQSTFS						
		OP[6] :	= 1b: Read/wr	ite-based RDC	S_t TRAINING	function sup	ported	



441b: x64 Automotive LPDDR5 SDRAM Product-Specific Mode Register Definition

Table 6: Mode Register Contents (Continued)

Mode Register	OP7	OP6	OP5	OP4	OP3	OP2	OP1	ОР0
MR27								RFM
	OP[0] = 0b: RFM not required							
MR43	SBEC Rule							
	OP[6] = 1b: Simultaneous SBE on each DQ byte and DMI are independently counted					d		

- Notes: 1. The contents of mode registers described here reflect information specific to each die in these packages.
 - 2. Refer to General LPDDR5 Specification 1 for mode registers not described here.
 - 3. Write link ECC and read link ECC are supported.



441b: x64 Automotive LPDDR5 SDRAM I_{DD} Parameters

I_{DD} Parameters

Refer to I_{DD} Specification Parameters and Test Conditions section in General LPDDR5 Specifications 2 for detailed conditions.

Table 7: I_{DD} Parameters - Single Die

 $V_{DD1} = 1.70 - 1.95V$; $V_{DD2H} = 1.01 - 1.12V$; $V_{DD2L} = 0.87 - 0.97V$; $V_{DDQ} = 0.47 - 0.57V$;

Notes 1 and 2 apply to entire table.

			6400 Mb/s			Note
Symbol	Supply	AIT	AAT	AUT	Unit	
DD01	V _{DD1}	2.9	2.9	3.5	mA	
I _{DD02H}	V_{DD2H}	45.0	45.0	58.0		
DD02L	V_{DD2L}	0.25	0.25	0.25		
I _{DD0Q}	V_{DDQ}	0.75	0.75	0.75		
DD2P1	V _{DD1}	1.3	1.3	1.5	mA	
DD2P2H	V _{DD2H}	2.5	2.5	3.1		
DD2P2L	V_{DD2L}	0.25	0.25	0.25		
DD2PQ	V_{DDQ}	0.75	0.75	0.75		
DD2PS1	V_{DD1}	1.3	1.3	1.5	mA	
DD2PS2H	V_{DD2H}	2.5	2.5	3.1]	
DD2PS2L	V_{DD2L}	0.25	0.25	0.25]	
DD2PSQ	V_{DDQ}	0.75	0.75	0.75		
DD2N1	V_{DD1}	1.3	1.3	1.5	mA	
DD2N2H	V_{DD2H}	30.0	30.0	50.0		
DD2N2L	V_{DD2L}	0.25	0.25	0.25		
DD2NQ	V_{DDQ}	0.75	0.75	0.75		
DD2NS1	V_{DD1}	1.3	1.3	1.5	mA	
DD2NS2H	V_{DD2H}	30.0	30.0	50.0		
DD2NS2L	V_{DD2L}	0.25	0.25	0.25		
DD2NSQ	V_{DDQ}	0.75	0.75	0.75		
DD3P1	V_{DD1}	1.5	1.5	1.9	mA	
DD3P2H	V _{DD2H}	8.4	8.4	12.0		
DD3P2L	V_{DD2L}	0.25	0.25	0.25		
DD3PQ	V_{DDQ}	0.75	0.75	0.75]	
DD3PS1	V_{DD1}	1.5	1.5	1.9	mA	
DD3PS2H	V_{DD2H}	8.4	8.4	12.0		
DD3PS2L	V_{DD2L}	0.25	0.25	0.25]	
DD3PSQ	V_{DDQ}	0.75	0.75	0.75		
DD3N1	V_{DD1}	1.9	1.9	2.3	mA	
DD3N2H	V_{DD2H}	39.0	39.0	50.0		
DD3N2L	V_{DD2L}	0.25	0.25	0.25	1	
DD3NQ	V_{DDQ}	0.75	0.75	0.75		



441b: x64 Automotive LPDDR5 SDRAM I_{DD} Parameters

Table 7: I_{DD} Parameters – Single Die (Continued)

 $V_{DD1} = 1.70 - 1.95V$; $V_{DD2H} = 1.01 - 1.12V$; $V_{DD2L} = 0.87 - 0.97V$; $V_{DDQ} = 0.47 - 0.57V$;

Notes 1 and 2 apply to entire table.

			6400 Mb/s			
Symbol	Supply	AIT	AAT	AUT	Unit	Note
I _{DD3NS1}	V _{DD1}	1.9	1.9	2.3	mA	
I _{DD3NS2H}	V _{DD2H}	39.0	39.0	50.0]	
I _{DD3NS2L}	V_{DD2L}	0.25	0.25	0.25]	
I _{DD3NSQ}	V_{DDQ}	0.75	0.75	0.75]	
I _{DD4R1}	V _{DD1}	7.2	7.2	7.7	mA	3, 4
I _{DD4R2H}	V_{DD2H}	372	372	384]	
I _{DD4R2L}	V_{DD2L}	0.25	0.25	0.25	1	
I _{DD4RQ}	V_{DDQ}	106	106	106	1	
I _{DD4W1}	V _{DD1}	6.2	6.2	6.7	mA	3
I _{DD4W2H}	V_{DD2H}	310	310	340	1	
I _{DD4W2L}	V_{DD2L}	0.25	0.25	0.25	1	
I _{DD4WQ}	V_{DDQ}	0.75	0.75	0.75		
I _{DD51}	V_{DD1}	23.0	23.0	23.0	mA	
I _{DD52H}	V_{DD2H}	170	170	170	1	
I _{DD52L}	V_{DD2L}	0.25	0.25	0.25		
I _{DD5Q}	V_{DDQ}	0.75	0.75	0.75	1	
I _{DD5AB1}	V _{DD1}	2.2	2.2	2.6	mA	
I _{DD5AB2H}	V_{DD2H}	35.0	35.0	50.0		
I _{DD5AB2L}	V_{DD2L}	0.25	0.25	0.25	1	
I _{DD5ABQ}	V_{DDQ}	0.75	0.75	0.75	1	
I _{DD5PB1}	V_{DD1}	2.2	2.2	2.6	mA	
I _{DD5PB2H}	V_{DD2H}	35.0	35.0	50.0	1	
I _{DD5PB2L}	V_{DD2L}	0.25	0.25	0.25	1	
I _{DD5PBQ}	V_{DDQ}	0.75	0.75	0.75	1	

Notes:

- 1. Published I_{DD} values except I_{DD4RQ} are the maximum I_{DD} values considering the worst-case conditions of process, temperature, and voltage.
- 2. BG mode. DVFSC and DVFSQ disabled.
- 3. BL = 16, DBI disabled.
- 4. I_{DD4RQ} value is reference only. Typical value. Output load = 5pF, R_{ON} = 40 ohm, T_{C} = 25°C.



441b: x64 Automotive LPDDR5 SDRAM **IDD** Parameters

Table 8: Full-Array Power-Down Self Refresh Current/Deep-Sleep Mode Current - Single Die

 $V_{DD1} = 1.70 - 1.95V$; $V_{DD2H} = 1.01 - 1.12V$; $V_{DD2I} = 0.87 - 0.97V$; $V_{DDO} = 0.47 - 0.57V$

Temperature	Symbol	Supply	Value	Unit
25°C	I _{DD61}	V _{DD1}	0.25	mA
	I _{DD62H}	V _{DD2H}	0.60	
	I _{DD62L}	V _{DD2L}	0.01	
	I _{DD6Q}	V_{DDQ}	0.01	
	I _{DD6DS1}	V _{DD1}	0.25	
	I _{DD6DS2H}	V _{DD2H}	0.60	
	I _{DD6DS2L}	V _{DD2L}	0.01	
	I _{DD6DSQ}	V_{DDQ}	0.01	
95°C	I _{DD61}	V _{DD1}	3.6	
	I _{DD62H}	V _{DD2H}	14.5	
	I _{DD62L}	V _{DD2L}	0.25	
	I _{DD6Q}	V_{DDQ}	0.75	
	I _{DD6DS1}	V _{DD1}	3.6	
	I _{DD6DS2H}	V_{DD2H}	14.5	
	I _{DD6DS2L}	V _{DD2L}	0.25	
	I _{DD6DSQ}	V_{DDQ}	0.75	
105°C	I _{DD61}	V _{DD1}	3.6	
	I _{DD62H}	V_{DD2H}	14.5	
	I _{DD62L}	V _{DD2L}	0.25	
	I _{DD6Q}	V_{DDQ}	0.75	
	I _{DD6DS1}	V _{DD1}	3.6	
	I _{DD6DS2H}	V_{DD2H}	14.5	
	I _{DD6DS2L}	V _{DD2L}	0.25	
	I _{DD6DSQ}	V_{DDQ}	0.75	
125°C	I _{DD61}	V _{DD1}	5.6	
	I _{DD62H}	V _{DD2H}	30.0	
	I _{DD62L}	V _{DD2L}	0.25	
	I _{DD6Q}	V_{DDQ}	0.75	
	I _{DD6DS1}	V _{DD1}	5.6	
	I _{DD6DS2H}	V _{DD2H}	30.0	
	I _{DD6DS2L}	V _{DD2L}	0.25	
	I _{DD6DSQ}	V_{DDQ}	0.75	

- Notes: 1. $I_{DD6}25^{\circ}C$ is the typical value in the distribution with nominal V_{DD} and a reference-only value. I_{DD6}95°C, I_{DD6}105°C and I_{DD6}125°C are the maximum I_{DD} guaranteed value considering the worst-case conditions of process, temperature, and voltage.
 - 2. DVFSC and DVFSQ disabled.



441b: x64 Automotive LPDDR5 SDRAM Revision History

Revision History

Rev. E - 2/2021

- Updated legal status to Production of 8DP package
- Updated IDD6(Power Down) specification and added IDD6DS(Deep Sleep) specification up to 125°C
- Updated FuSa features
- · Updated Automotive grade features
- · Added Functional Safety Notes section
- Added again FuSa MPNs(MT62F512M64D4EK-031 FAAT:B, MT62F1G64D8EK-031 FAAT:B) in the Part Number List table

Rev. D - 10/2020

- Updated Operating Temperature in Features
- Removed FuSa MPNs from Part Number List table
- Added FuSa introduction in General Notes
- Updated Package Dimensions (Package Code: EK): Updated coplanarity from 0.08mm to 0.1mm; Updated standoff (ball height) from 0.3 ±0.05mm to 0.265 ±0.05mm
- Updated I_{DD3PS2H} of AUT part from 8.4mA to 12.0mA

Rev. C - 7/2020

- Updated legal status to Preliminary
- Added I_{DD} Parameters
- Updated Micron part number with functional safety enabled option

Rev. B - 5/2020

• Corrected lower operating temperature from -45°C to -40°C for AIT/AAT/AUT.

Rev. A - 4/2020

· Initial release

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000 www.micron.com/products/support Sales inquiries: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.