
Lecture 10 Multi-Cycle Implementation




Today's Menu

▶ Multi-Cycle machines

- Comparative performance
- > Microprogramming


Multi-cycle Solution

Idea: Let the FASTEST instruction determine clock period




Multi-cycle Reality

- ► We are going to go further than allowing the fastest instruction to determine rate
- ► We are going to break EVERY instruction up into phases



MIPS Architecture Instruction Classes




Note That...

- ► Instruction decode and register read must be done for all classes of instructions
- ► PC+4 can be done right after fetch
- ► Address generation for Jump can be performed during the decode step
- ► The same adder can be shared among:
- Same memory port can be used to access instructions and data

Full Diagram of Multi-cycle Machine

▶ Figure 5.33



Recall MIPS Instruction Formats...


R-type Instructions						
31 - 26	25-21	20-16	15-11	10-6	5-0	
op	rs	rt	rd	shamt	funct	
Load or Store						
31 - 26	25-21	20-16		15-0		
35 or 43	s rs	rt	imm	immediate (address)		
<u>Branch</u>						
31 - 26	25-21	20-16	15-0			
4	rs	rt	immediate (address)			
<u>Jump</u>						
31 - 26	_	25-0				
2		immediate (address)				

Execution Steps (1)

▶ Instruction Fetch

```
IR = Memory[PC];
PC = PC + 4;
```

Fetch




Execution Steps (2)

► Instruction Decode and Register Fetch

```
A = Reg[IR[25..21]];
B = Reg[IR[20..16]];
Target = PC + 4 + (signExtend(IR[15..0]) << 2);
```

Decode and Register Op Fetch




Execution Step (3)

► Execution, memory address computation or branch completion

```
    Memory Reference
        ALUOut = A + signExtend(IR[15..0]);
    Arithmetic/Logical Operation
        ALUOut = A + B
    Branch
        If (A == B) PC = Target;
    Jump
        PC = PC[31 ..28] || (IR[25..0) << 2);</li>
```

Execute (R-type)




Execution Step (4)

► Memory access or R-type instruction completion

```
> Memory Reference
    MDR = Memory[ALUOut];
   or
     Memory[ALUOut] = B;
  Arithmetic/Logical Instructions (R-type)
     Reg[IR[15..11]] = ALUOut;
  Branch, Jump
     Nothing
```

Execute (R-type)




Execution Step (5)


► Memory Read completion (Load only)

Reg[IR[20..16]] = MDR;


Finite State Machine Control




Multicycle Control




Instruction Fetch and Decode




Memory-Reference FSM




R-type FSM




Branch FSM




Jump FSM



Complete State Diagram



Multicycle Control



Performance of Multicycle Implementation

- ► Each type of instruction can take a variable # of cycles
- Example
 - > Assume the following instruction distributions:

```
⊳ loads
⊳ stores
⊳ R-type
⊳ branches
⊳ jump
5 cycles
4 cycles
49%
5 branches
3 cycles
2%
```

```
CPI = (CPU clock cycles/Instruction Count)

CPI = (5 cycles * 0.22) + (4 cycles * 0.11) + (4 cycles * 0.49)

+ (3 cycles * 0.16) + (3 cycles * 0.02)

CPI = 4.04 cycles per instruction
```

- What was the CPI for the single-cycle machine?
 - Single cycle implies 1 clock cycle per instruction --> CPI = 1.0
 - So isn't the single-cycle machine about 4 times faster?

Performance of Multicycle Implementation

► The correct answer should consider the clock cycle time as well:


- \triangleright For the single cycle implementation, the cycle time is given by the worst case delay: T_{cycle} = 40ns (for load instructions, see slide 8)
- For the multicycle implementation, the cycle time is given by the worst case delay over all execution steps: $T_{cycle} = 10$ ns (for each of the steps 1, 2, 3, or 4).

► The execution time per instruction is:

- \triangleright CPI * T_{cvcle} = 40 * 1 = 40 ns per instruction for the single cycle machine
- ▷ CPI * T_{cycle} = 10 * 4.04 = 40.4 ns per instruction for the multicycle machine
- ► When considering other types of units (e.g., FP), the single cycle implementation can be very inefficient.

Microcode: Another Approach

► Another way to implement a Mealy machine:



N: Inputs

X: Outputs


S: State Bits

Storage:

X + S (bits/word)

2^{N+S} (words)

Microcode II: Moore Machines




So who cares?

► Imagine:

- Hundreds of instructions...


- ► Now imagine drawing the FSM diagram for that!
- Solution 1: Write Verilog and use synthesis (today)
- **▶** Solution 2: Use some programming lessons

FSM structure



- ► No reconvergence after decode
- **▶** Limited Branching

Exploiting the structure for microcode



- Control everything by assigning bits in the word to control signals

Microcode Word Definition

► ALU Control: Add, Subt, Func code

► SRC1: PC, A

► SRC2: B, 4, Extend, Extshift

Register Control: Read, Write ALU, Write MDR

▶ Memory: Read PC, Read ALU, Write ALU

► PCWrite control: ALU, ALUOut-cond, JumpAddress

Sequencing: Seq, Fetch, Dispatch

► Total Word Size >= 13

Why is this nice?

- Reduce complexity of control design
 - > Only way to do it before synthesis tools
- ► Allows bug fixes, optimizations after real hardware
- Now how do people do this today?
- Specify Style for:

 - > Latches
 - Combinational Logic
 - Finite State Machines

And Never Forget Marketing

- ► It is easy to sell a 1GHz processor
- ► It is harder to sell "Yes our processor is only 500MHz, but it actually achieves a lower CPI, and therefore really is higher performance."

Other Multi-cycle Data Paths

- ► Single cycle datapaths are strongly implied by ISA
- ► Is this true of multi-cycle implementations?
 - NO!

Exceptions and Interrupts

- Exceptions are 'exceptional events' that disrupt the normal flow of a program
- ► Terminology varies between different machines
- Examples of Interrupts
 - User hitting the keyboard
 - ▷ Disk drive asking for attention
 - Arrival of a network packet

▶ Examples of Exceptions

- Divide by zero
- Overflow


Handling Exceptions and Interrupts

- ▶ When do we jump to an exception?
- ▶ Upon detection, invoke the OS to "service the event"

 - What about in the middle of executing a multi-cycle instruction
 - Difficult to abort the middle of an instruction
 - Processor checks for event at the end of every instruction
 - - - > Holds PC that the OS should jump to when resuming execution

Exception Flow

▶ When an exception (or interrupt) occurs, control is transferred to the OS



Summary

- ➤ Single cycle implementations have to consider the worst case delay through the datapath to come-up with the cycle time.
- Multicycle implementations have the advantage of using a different number of cycles for executing each instruction.
- ▶ In general, the multicycle machine is better than the single cycle machine, but the actual execution time strongly depends on the workload.
- ➤ The most widely used machine implementation is neither single cycle, nor multicycle it's the pipelined implementation.