Computer Design — Appendix


Overview

- ◆ Introduce the MIPS soft processor used in the ECAD+Arch labs
 - ♦ programmer's model
 - ♦ architecture
 - ♦ Verilog implementation
- Note: this used to be lectured but it was really too much code to go though in that format. Instead a simplified SystemVerilog partial MIPS processor is presented. The design is presented here as an appendix to the slide set for documentation purposes.
- Acknowledgement: many thanks to Gregory Chadwick and Ben Roberts for refining the MIPS processor design, and to Robin Message and David Simner for their initial MIPS design.

MIPS — Overview

- see the Programmer's Reference for an introduction
- overview of the 5 stage pipeline:

Instruction Fetch	Decode / Register Fetch	Execute	Memory Access	Write- back
----------------------	-------------------------------	---------	------------------	----------------



MIPS — Defines file

```
'define REGNUM_WIDTH
// CONTROL is a set of signals, 'CONTROL WIDTH wide 
// each define starting with 'CONTROL declares what 
// each bit of the control signal represents 
'define CONTROL_MIDTH 30:0 
'define CONTROL_ALLOONTROL 12:8
'define CONTROL_BRANCHTYPE 7:5
'define CONTROL_WRITEREGNUM 4:0
 'define BR_NONE
                                                             3'b000
 'define BR_CEZ
                                                             3'b001
3'b010
'define BR_EQ
'define BR_NE
'define BR_LEZ
                                                             3'b011
3'b100
3'b101
 'define BR_GTZ
                                                             3'b110
'define CONTROLALUCONTROLLUNSIGNED 8
'define CONTROLALUCONTROLRIGHT 9
 'define CONTROL.ALUCONTROL.VARIABLE 10
'define CONTROL.ALUCONTROL.SHIFT 12
// ALU control signals 
'define ALU_UNSIGNED
                                                            5'b0000<sub>-</sub>1
'define ALU_NONE
'define ALU_MFHI
                                                             5'b0000_0
5'b0001_0
                                                                                           // unsigned version needed
'define ALU.MFHI
'define ALU.MTHI
'define ALU.MTLO
'define ALU.MULT
'define ALU.MULT
'define ALU.ADD
'define ALU.SUB
'define ALU.SUB
'define ALU.AND
'define ALU.OR
'define ALU.OR
'define ALU.OR
                                                             5'b0001_1
                                                              5'b0010_0
                                                             5'b0010_1
                                                                                            // unsigned version needed
// unsigned version needed
// unsigned version needed
// unsigned version needed
                                                             5'b0011_0
5'b0100_0
                                                             5'b0101<sub>-</sub>0
                                                             5'b0110_0
5'b0111_0
5'b0111_1
'define ALU_OR
'define ALU_NOR
'define ALU_NOR
'define ALU_SLT
'define ALU_LUI
// 1010_1 is unused
'define ALU_SL
'define ALU_SR
'define ALU_SR
'define ALU_SLV
'define ALU_SLV
'define ALU_SLV
                                                             5'b1000_0
5'b1000_1
                                                             5'b1001_0
                                                                                            // unsigned version needed
                                                             5'b1010_0
                                                             5'b1011_0
                                                                                             // unsigned version needed
                                                                                             // unsigned version needed
// unsigned version needed
// unsigned version needed
                                                             5'b1100_0
5'b1101_0
                                                             5'b1110_0
 'define ALU_SRV
                                                              5'b1111_0
                                                                                             // unsigned version needed
'define CONTROL_IRQRETURN
'define CONTROL_MEMR
'define CONTROL_MEML
                                                                        13
14
15
 'define CONTROL_MEM8
'define CONTROL_MEM16
define CONTROLLINK
'define CONTROLZEROFILL
'define CONTROLREGJUMP
'define CONTROLJUMP
'define CONTROLJUMP
'define CONTROLMEMREAD
'define CONTROLMEMREAD
                                                                        18
19
20
                                                                       21
22
23
 'define CONTROL_BRANCH
'define CONTROL_USEIMM
'define CONTROL_REGWRITE
                                                                       24
                                                                       25
26
'define CONTROL_COPREAD 27
'define CONTROL_COPWRITE 28
'define CONTROL_DCACHEFLUSH 29
'define CONTROL_JCACHEFLUSH 30
```

MIPS — Top Level Module Part 1

wire writeRegEnCopWB;

```
\hbox{`include} \ \ \hbox{`'tiger\_defines.v''}
module tiger_tiger(
    input clk,
    input reset,
    input iStall,
    input dStall,
                                                            // clock signal
// reset signal
// instruction stall signal
// data stall signal
         output iCacheFlush.
         input canlCacheFlush.
         input canDCacheFlush,
        input irq,
input [5:0]irqNumber,
                                                            // interrupt request signal
        output [31:0] pc,
input [31:0] instrF,
                                                           // program counter
// fetched instruction
         output memwrite,memread,mem16,mem8,memzerofill, // memory access mode outputs
output [31:0] memaddress,memwritedata, // memory address and data outputs
input [31:0] memreaddata, // memory data input
         input memCanRead,
input memCanWrite
         wire stallRqEx;
wire exception;
         wire stallDe
wire clearEx
wire stallEx
        wire clearMA;
wire stallMA;
wire clearWB;
wire stallWB;
        wire [31:0] instrDe;
wire ['CONTROL_WIDTH] controlDe;
         wire [31:0] instrEx;
wire ['CONTROL_WIDTH] controlEx;
        wire ['CONIROL.WIDTH] co
wire [31:0] branchoutEx;
wire [31:0] rsEx;
wire [31:0] rtEx;
wire [31:0] CPOutEx;
        wire [31:0] instrMA;
wire ['CONTROL_WIDTH] controlMA;
wire [31:0] executeoutMA;
wire [31:0] branchoutMA;
wire [1:0] bottomaddressMA;
        wire writeRegEnMA;
wire writeRegEnCopMA;
wire ['REGNUM_WIDTH] writeRegNumMA;
wire [31:0] writeRegDataMA;
         wire [31:0] instrWB;
wire ['CONTROL_WIDTH] controlWB;
wire [31:0] MAOutWB;
wire [31:0] branchoutWB;
wire [31:0] writeRegDataWB;
wire ['REGNUM_WIDTH] writeRegNumWB;
         wire writeRegEnWB;
```

_

MIPS — Top Level Module Part 2

```
.instrEx(instrEx),
                   . writeRegNumMA (writeRegNumMA),
                   . writeRegEnMA (writeRegEnMA),
. writeRegEnCopMA (writeRegEnCopMA),
                  . writeRegNumWB ( writeRegNumWB ) , . writeRegEnWB ( writeRegEnWB ) , . writeRegEnCopWB ( writeRegEnCopWB ) ,
                  .stallRqEx(stallRqEx), .exception(exception),
                   .iStall(iStall),
.dStall(dStall),
                  .clearDe(clearDe),
.stallDe(stallDe),
.clearEx(clearEx),
.stallEx(stallEx),
.clearMA(clearMA),
.stallMA(stallMA),
.clearWB(clearWB),
.stallWB(stallWB)
         // fetch stage
tiger_fetch fe(
.clk(clk),
                   .reset(reset),
.stall(stallDe),
.clear(clearDe),
                  .instr(instrF),
                   .instrDE(instrDe)
         );
         // decode stage
tiger_decode de(
    .clk(clk),
    .reset(reset),
    .stall(stallEx),
    .clear(clearEx),
                  .irq(irq),
.irqNumber(irqNumber),
                  .instr(instrDe),
.controlDe(controlDe),
                  . writeRegEnWB ( writeRegEnWB ) ,
. writeRegEnCopWB ( writeRegEnCopWB ) ,
. writeRegNumWB ( writeRegNumWB ) ,
. writeRegDataWB ( writeRegDataWB ) ,
                   . \ {\tt exception} \ (\ {\tt exception} \ ) \ ,
                  .instrEx(instrEx)
                   .controlEx(controlEx),
.rsEx(rsEx),
                   .rtEx(rtEx),
.CPOutEx(CPOutEx),
                   .branchoutEx(branchoutEx),
                   .nextpc(pc)
```

.


MIPS — Top Level Module Part 3

```
regnum(instrEx [25:21]),
.writereg1(writeRegNumMA),
.writereg2(writeRegNumWB),
.writeregen1(writeRegEnMA),
.writeregen2(writeRegEnWB),
.regdata(rsEx),
.writeregdata1(writeRegDataMA),
.writeregdata2(writeRegDataWB),
.out(rsExFF)
         // excecute stage
tiger_execute ex(
    .clk(clk),
                     .clear(clearMA),
                    .instr(instrEx),
.control(controlEx),
.rs(rsExFF),
.rt(rtExFF),
                     . branchout(branchoutEx),
.CPOut(CPOutEx),
                     . instrMA (instrMA)
                    .controlMA(controlMA),
.executeoutMA(executeoutMA),
.branchoutMA(branchoutMA),
//.bottomaddressMA(bottomaddressMA),
                    . stallRq(stallRqEx),
                    .memread(memread),
.mem16(mem16),
.mem8(mem8),
.memwrite(memwrite),
                     .memaddress (memaddress),
.memwadress (memaddress),
.memCanRead (memwritedata),
.memCanRwrite (memCanRwrite),
.iCacheFlush (iCacheFlush),
.dCacheFlush (dCacheFlush),
                      . canlCacheFlush (canlCacheFlush),
.canDCacheFlush (canDCacheFlush)
```


MIPS — Top Level Module Part 4

endmodule

MIPS — Instruction Fetch



MIPS — Instruction Decode



```
'include "tiger_defines.v"
module tiger_decode(
    input clk,
    input reset,
    input stall,
    input clear,
                                                                                               // clock signal
// reset signal
// stall signal
// clear signal
         input irq,
input [5:0] irqNumber,
                                                                                               // interrupt signal
        input [31:0] instr,
                                                                                               // current instruction
        input writeRegEnWB,
input writeRegEnCopWB,
input ['REGNUM_WIDTH]writeRegNumWB,
input [31:0]writeRegDataWB,
                                                                                              // True if write back wants to write to a register
// Ture if write back wants to write a coprocessor register
// Register write back wants to write to
// Data write back wants to write
         output exception,
         output ['CONTROL_WIDTH] controlDe,
        output reg [31:0] instrEx,
output reg ['CONTROL_WIDTH] controlEx,
output reg [31:0] rsEx,
output reg [31:0] rfEx,
output reg [31:0] CPOutEx,
                                                                                              // output containing the current instruction
// output for the control signals
// first of 2 operand outputs
// second of 2 operand outputs
// Coprocessor register contents
        output [31:0] branchoutEx,
                                                                                              // branch address
         output [31:0] nextpc
                                                                                              // next instruction address
         wire branchDelay;
         wire iCacheFlush; wire dCacheFlush;
         // decoder module
        wire [4:0] alucontrol;
wire [2:0] branchtype;
wire [4:0] destreg;
tiger_decoder d(
                  .instr(instr),
.controls(controls),
.alucontrol(alucontrol),
                   .branchtype(branchtype),.destreg(destreg)
```

MIPS — Instruction Decode Implementation Part 1

```
// set up the control signals
wire ['CONTROL_WIDTH] control={iCacheFlush, dCacheFlush, controls, alucontrol, branchtype, destreg};
assign controlDe = control;
//register file - 31 registers (numbered 1 to 31) each 32 bits long reg [31:0] rf[31:1];
reg [31:0] cause;
reg [31:0] status;
reg [31:0] epc;
wire [31:0]epcDe;
assign exception = (!status[0] && irq) || break || syscall;
assign iCacheFlush = (writeRegEnCopWB && writeRegNumWB == 5'd3 && writeRegDataWB[0] == 1'b1); assign dCacheFlush = (writeRegEnCopWB && writeRegNumWB == 5'd3 && writeRegDataWB[1] == 1'b1);
//If we're reading from $zero, register value is 0, //otherwise if it's a register WB is currently wanting to write //to pass the value straight through, otherwise use the value in the register file wire [31:0] rsFF = instr[25:21]==5'b0 ? 32'b0 : instr[25:21] == writeRegNum\B & writeRegEn\B ? writeRegData\B : rf[instr[25:21]];
//If we're reading from $zero, register value is 0,
//otherwise if it's a register WB is currently wanting to write
//o pass the value straight through, otherwise use the value in the register file
wire [31:0] rtFF = instr[20:16]==5'b0 ? 32'b0
: instr[20:16] == writeRegNumWB && writeRegEnWB ? writeRegDataWB
        : rf[instr[20:16]];
 always @(posedge clk)
begin
       in

// if the register number is not 5'b00000 and register writeback from memory is enabled

// then store the data from memory in the register file

if (writeRegNumWB] = 5'b0 && writeRegEnWB)

rf [writeRegNumWB] <= writeRegDataWB;

if (writeRegEnCopWB) begin
              endcase
```

4.4

MIPS — Instruction Decode Implementation Part 2


```
else if(syscall) cause <= {branchDelay, 26'b0, 4'd8, 1'b0};
                                 cause <= \{branchDelay, 26'b0, 4'hf, 1'b0\};
                         \begin{array}{lll} status <= \, \{\, status \, [\, 3\, 1 \colon \! 1\, ]\,, & 1\, 'b1 \, \}\,; \\ epc <= \, epcDe \, ; & \end{array}
                if ( reset ) begin instrEx <=
                                                <= 0;
<= 0;
                          controlEx
                                                 <= 0;
<= 0;
<= 0;
<= 0;
<= 0;
                          rsEx
                         rtEx
                         cause
                         ерс
               // reset the stack pointer
rf[29] <= 32'h0078_0000;
end else if ( stall ) begin
// Stall instrEx
// Stall controlEx
// Stall rEEx
// Stall rEEx
// Stall CPOutEx
end else if (clear || (exception && !stall)) begin
instrEx <= 0;
controlEx <= 0;
rsEx <= 0;
rtEx <= 0;
CPOutEx <= 0;
cPOutEx <= 0;
end else begin
                cPOUTEX <= 0;
end else begin
instrEx <= instr;
controlEx <= control;
rsEx <= rsFF;
rtEx <= rtFF;
                        CPOutEx <= instr[15:11] == 5'b0_0000 ? cause

: instr[15:11] == 5'b0_0001 ? status

: instr[15:11] == 5'b0_0010 ? epc


: 5'b0_vvvv.
                end
        end
         tiger_branch b(
                .clk(clk),
.reset(reset),
.stall(stall || clear),
                .exception(exception),
                .instr(instr),
.control(control),
.rs(rsFF),
.rt(rtFF),
                 . branchout (branchoutEx),
                 .epc(epcDe),
.branchDelay(branchDelay),
                 .nextpc(nextpc)
endmodule
```

MIPS — Instruction Decoder



MIPS — Instruction Decoder Implementation


MIPS — Branch Unit



MIPS — Branch Unit Implementation

```
'include "tiger_defines.v"
module tiger_branch(
   input clk,
   input reset,
                                          // clock signal
// reset signal
// stall signal
     input stall,
                                          // interrupt request signal
    input exception,
    input [31:0] rs,
input [31:0] rt,
                                          // first operand
// second operand
    output reg [31:0] branchout,
output [31:0]epc,
output reg branchDelay,
                                         // return address if we are doing a branch with link operation
    output [31:0] nextpc
                                          // address of the next instruction to load
parameter EXCEPTION_HANDLER_ADDR = 32'h0000_0A00;
parameter BOOT_ADDR = 32'h0000_0000;
reg [31:0] currentpc;
wire [2:0] branchtype = control['CONTROL_BRANCHTYPE];
wire takebranch = control['CONTROL_BRANCH]
                                                         // take the branch if:
     (branchtype == 'BR_LTZ && rs[31])
                                                          // branch if < 0 instruction and the MSB of the first operand is set
    // sign extend the immediate constant (used for a relative jump here) and shift 2 places to the left wire [31:0] signimmsh = \{\{14\{instr[15]\}\}, instr[15:0], 2'b00\}; wire [31:0] pcplus4 = currentpc + 4;
// reset the start address
// stalled so do not change the current address
                                                         BOOT_ADDR
                                                         currentpc
                                                         EXCEPTION_HANDLER_ADDR
                   exception
                                                         takebranch
control ['CONTROL_JUMP]
                   control ['CONTROL_REGJUMP] ?
//if we're in a branch delay slot the exception program counter needs to
//point to the branch rather than the instruction in the delay slot
//otherwise we need to point to the instruction where the exception occured
always @(posedge clk)
begin
    currentpc <= nextpc:
     if ((\texttt{takebranch} \ || \ \texttt{control}[\texttt{'CONTROL}\texttt{JUMP}] \ || \ \texttt{control}[\texttt{'CONTROL}\texttt{REGJUMP}]) \ \&\& \ ! \ \texttt{stall})
    branchDelay <= 1;
else if(!stall)</pre>
         branchDelay <= 0;
    if ( reset ) begin
    if( reset ) begin
    branchDelay <= 0;
end else if( !stall ) begin
    // set the return branch address
    branchout <= pcplus4;</pre>
    end
end
```

MIPS — Execute Unit



MIPS — Execute Unit Implementation Part 1


```
'include "tiger_defines.v"
module tiger_execute (
    input clk,
    input reset,
    input stall,
    input clear,
                                                                                                                   // clock signal
// reset signal
// stall signal
// clear signal
         input [31:0] instr,
input ['CONTROL.WIDTH] control,
input [31:0] rs,
input [31:0] rt,
input [31:0] branchout,
input [31:0] CPOut,
                                                                                                                   // current instruction
                                                                                                                   // current instruc
// control signals
// first operand
                                                                                                                  // second operand
// return branch address
// coprocessor register value
         output reg [31:0] instrMA,
output reg ['CONTROL_WIDTH] controlMA,
output reg [31:0] executeoutMA,
output reg [31:0] branchoutMA,
//output reg [1:0] bottomaddressMA,
                                                                                                                // output instruction
// output control signals
// output execute unit result
// output branch return address
// output bottom 2 bits of the address
         output stallRq,
                                                                                                        // do we wish to stall the pipeline
         output memread,mem16,mem8,memwrite, // what type of memory access do we require output [31:0] memaddress,memwritedata, // address in memory to write to + the data to write output iCacheFlush, dCacheFlush, dCacheFlush, input memCanRead, memCanWrite, input canlCacheFlush, canDCacheFlush
          // sign-extend the 2 operands and multiply them together to form a 64 bit number //wire [63:0] mult = {{32{rs[31] && !control['CONTROLALUCONTROLUNSIGNED]}}}, rs} //  * {{32{rt[31] &\& !control['CONTROLALUCONTROLUNSIGNED]}}}, rt}; 
         wire [63:0] mults;
wire [63:0] multu;
         tiger_mult ms(rs, rt, mults);
tiger_multu mu(rs, rt, multu);
          // countdown indicates how many clock cycles until the HI and LO registers are valid
         reg [3:0] countdown;
reg source;
         // HI and LO registers reg [31:0] high, low;
          // perform a signed division on the 2 operands wire [31:0] divLO, divHI;
         tiger_div div(
.clock(clk),
.denom(rt),
                   .numer(rs)
                  . quotient (divLO),
.remain (divHI)
          // perform an unsigned division on the 2 operands
         wire [31:0] divuLO, divuHI;
tiger_divu divu(
    .clock(clk),
                   .denom(rt),
                   .numer(rs),
.quotient(divuLO),
                  .remain(divuHI)
         // alu unit
wire [31:0] aluout;
         tiger_alu alu(
.srca(rs), // first operand is always rs
// second operand may be an immediate constant (so we sign-extend to 32 bits) or a second register
.srcb(control['CONTROL_USEIMM] ? {{16{instr[15] && !control['CONTROL_ZEROFILL]}}, instr[15:0]} : rt),
                   . alucontrol (control ['CONTROL ALUCONTROL]) , . alucut (alucut)
```

MIPS — Execute Unit Implementation Part 2

```
// shifter unit
wire [31:0] shiftout;
tiger_shifter shift(
    .src(rt),
                .amt(control['CONTROL_ALUCONTROL_VARIABLE] ? rs[4:0] : instr[10:6]),
                . dir (control ['CONTROL.ALUCONTROL.RIGHT]) , . alusigned (! control ['CONTROL.ALUCONTROL.UNSIGNED]) ,
                . shifted (shiftout)
 // set the countdown
// MTHI, MTLO and MULT only require a single cycle, but division requires 12 cycles to complete wire [3:0] newcountdown1=reset ||
                                                                                 =reset ||
control['CONTROLALUCONTROL] == 'ALU_MTHI ||
control['CONTROLALUCONTROL] == 'ALU_MTLO ||
control['CONTROLALUCONTROL] == 'ALU_MULT ||
control['CONTROLALUCONTROL] == 'ALU_MULT | 'ALU_UNSIGNED)? 4'd0
:control['CONTROLALUCONTROL] == 'ALU_DIV ||
control['CONTROLALUCONTROL] == 'A
                                                                                                                                                                                                                                                                                                  4'd11
                                                                                : countdown>0
                                                                                                                                                                                                                                                                                                  countdown-4'd1
 // if the pipeline is stalled we only decrement the countdown (if allowed)
wire [3:0] newcountdown2=reset ? 4'd0
:countdown>0 ? countdown-4'd1
                                                                                                                                                  4'd0:
  // set the LO register
 wire [31:0] newlow1= reset
                                                                                                                                                                                                                                           32'd0
                                                                 = reset ? 32'd0
:control['CONTROLALUCONTROL] == 'ALU_MTLO ? rs // move to LO
:control['CONTROLALUCONTROL] == 'ALU_MULT ? mults[31:0] // low 32 bits
:control['CONTROLALUCONTROL] == ('ALU_MULT | 'ALU_UNSIGNED) ? multu[31:0]
:countdown==1 ? (!source ? divLO : divuLO)
                                                                                                                                                                                                                                             rs // move to LO
mults[31:0] // low 32 bits of multiplication
                                                                                                                                                                                                                                              low:
// the quotient of the division - used only when the pipeline is stalled wire [31:0] newlow2= reset $?$ 32'd0
                                                                 : countdown==1
                                                                                                                                                                                                                                            (!source ? divLO : divuLO) low;
                                                                  // set the HI register wire [31:0] newhigh1=reset
  // the remainder of the division — used only when the pipeline is stalled
wire [31:0] newhigh2=reset
:countdown==1
                                                                                                                                                                                                                                              32'd0
(!source ? divHI : divuHI)
                                                                                                                                                                                                                                              high;
```

MIPS — Execute Unit Implementation Part 3

```
always @(posedge clk)
begin
       countdown <= !stall ? newcountdown1 : newcountdown2;
low <= !stall ? newlow1 : newlow2;
high <= !stall ? newhigh1 : newhigh2;
        if (reset || clear) begin
              instrMA <= 0;
controlMA <= 0;
executeoutMA <= 0;
branchoutMA <= 0;
       branchoutMA <= 0;
end else if ( stall ) begin
//stall instrWB
//stall controlWB
//stall executeoutWB
//stall branchoutWB
       end else begin
instrMA <= instr;
controlMA <= control;
executeoutMA <= con
                                            control['CONTROL_ALUCONTROL1 == 'ALU_MUL
                                                                                                                                     mults[31:0] // lower 32 bits of the multiplication
                                          control [CONTROL_ALUCONTROL] == 'ALU_MUL'
& control ['CONTROL_ALUCONTROL] == 'ALU_MFHI
: control ['CONTROL_ALUCONTROL] == 'ALU_MFHO
: control ['CONTROL_MEML]|| control ['CONTROL_MEMR]
: control ['CONTROL_LINK]
: control ['CONTROL_COPREAD]
                                                                                                                                                         // lower 32 bits of the multiplication 
// output of the shift unit 
// MFHI => contents of the HI register 
// MHLO => contents of the LO register 
// second operand 
// return address for link operation
                                                                                                                                      shiftout
                                                                                                                                     high
                                                                                                                                     low
rt
                                                                                                                                     branchout
                                                                                                                                     CPOut
                                           : control ['CONTROL_COPWRITE]
                                                                                                                                                          // otherwise give the output of the ALU
                                                                                                                                     aluout;
              branchoutMA <= branchout;
//bottomaddressMA <= aluout[1:0];</pre>
               \begin{array}{lll} \mbox{if ( control['CONTROLALUCONTROL] == 'ALU\_DIV ) begin \\ \mbox{source} <= 0; \ // signed division flag \\ \mbox{end else if ( control['CONTROL] == ('ALU\_DIV | 'ALU_UNSIGNED) ) begin \\ \mbox{source} <= 1; \ // unsigned division flag \\ \end{array} 
              end
       end
end
// we stall the pipeline if assign stallRq =
        // the current instruction is MFHI or MFLO and the countdown has yet to reach 0
       // (i.e. the contents of the registers are not valid at this point in time)
(control['CONTROLALUCONTROL] == 'ALU_MFHI || control['CONTROLALUCONTROL] == 'ALU_MFLO)
       && countdown > 0
 (!memCanRead && control['CONTROLMEMREAD]) //Can't read currently and we want to read
 || // OR
(!memCanWrite && control['CONTROLMEMWRITE]) //Can't write currently and we want to write
 (!canlCacheFlush && control['CONTROL_ICACHEFLUSH])
 (!canDCacheFlush && control['CONTROL_DCACHEFLUSH]);
endmodule
```




MIPS — Shifter src amt dir alusigned shifted

MIPS — Shifter Implementation


```
// fill bit for right shifts
wire fillbit = alusigned & src[31];
     // do a right shift by shifting 0-5 times wire [31:0] right16; wire [31:0] right8; wire [31:0] right4; wire [31:0] right2; wire [31:0] right1; wire [31:0] right1;
    right16;
right8;
     \textbf{assign} \hspace{0.2cm} \texttt{right} \hspace{0.1cm} = \hspace{0.1cm} \texttt{right1} \hspace{0.1cm} ; \hspace{0.1cm}
     // do a left shift by shifting 0-5 times
     wire [31:0] left16;
wire [31:0] left8;
wire [31:0] left4;
wire [31:0] left2;
wire [31:0] left1;
     wire [31:0] left;
     src;
left16;
                                                                        left8;
left4;
                                                                        left2;
     assign left = left1;
     // select the correct shift output
assign shifted = dir ? right : left;
endmodule
```

MIPS — Memory Access



```
'include "tiger_defines.v"
module tiger_memoryaccess(
       input clk,
input reset,
input clear,
                                                                            // clock signal
        input stall,
       input [31:0] instr,
input ['CONTROL_WIDTH] control,
input [31:0] executeout,
input [31:0] branchout,
                                                                            // current instruction
// control signals
// output of the execute stage
       output reg ['CONTROL_WIDTH] controlWB, output reg [31:0] MAOutWB, output reg [31:0] branchoutWB, output reg [31:0] instrWB,
       //input [1:0] bottomaddress, input [31:0] memreaddata,
                                                                                    // bottom bits of the address
                                                                           // data read from memory
        //true if we wish to write to the register given in writeRegNum //the write will actually be done in the following WB stage
       output writeRegEn,
//the number of the register we're going write to (in the WB stage)
output ['REGNUM_WIDTH] writeRegNum,
       //true if we wish to write to the coprocessor register given in writeRegNum //the write will actually be done in the following WB stage {\tt output} writeRegEnCop,
       //if we are going to write to a register, what data we would write 
//note that this is the output from the execute stage 
//if we are reading from memory, the memory read data will 
//be put into the next pipeline register at the next clock 
output [31:0] writeRegData
      assign writeRegEn = control['CONTROL_REGWRITE];
assign writeRegEnCop = control['CONTROL_COPWRITE];
assign writeRegNum = control['CONTROL_WRITEREGNUM];
assign writeRegData = executeout;
        wire [31:0]memData;
        assign memData = memreaddata;
        //Pipeline, on the positive clock edge move everything to the next pipeline stage always @(posedge clk) begin
if (reset || clear) begin
controlWB <= 0;
                      MAOutWB<= 0;
branchoutWB <= 0;
               instrWB <= 0;
end else if (stall) begin
//stall controlWB
                       //stall MAOutWB
//stall branchoutWB
//stall instrWB
             : executeout;
branchoutWB <= branchout;
instrWB <= instr;
              end
endmodule
```

MIPS — Write Back



MIPS — Feed-Forward Paths

module tiger_ff(

input [4:0] regnum,


output [31:0]out

wire en1:

writereg1,


// otherwise we return the data determined by the multiplexor

and a[31:0](out, muxedin1, notzero); endmodule



MIPS — Feed-Forward Paths Implementation

MIPS — Stall Logic



```
'include "tiger_defines.v"
\label{eq:continuity} \begin{array}{ll} \textbf{input} & \texttt{[REGNUM.WIDTH]} & writeRegNumMA, \\ \textbf{input} & writeRegEnMA, \\ \textbf{input} & writeRegEnCopMA, \\ \end{array}
                                                    input ['REGNUM_WIDTH] writeRegNumWB,
                                                   input writeRegEnWB,
input writeRegEnCopWB,
                                                   input stallRqEx, input exception,
                                                   input iStall
                                                   output clearDe,
                                                   output stallDe ,
                                                   output stallEx
output clearMA
output stallMA
                                                   output clearWB,
output stallWB);
         //needStallX is high for stage X if that stage
//needs a stall for some reason, so the stage before
//it must also stall, and every stage after it
        //It must also starr, and every stage after it //must be cleared (introduce bubbles) //So we clear a stage if the stage before it needs //a stall (needStallX where X is the previous stage is //high) and if the stage itself is not stalled //We stall a stage if it needs a stall or if a stage //following it is stalled.
         wire needStallDe;
         wire needStallEx
         wire needStallWB;
        assign clearDe = exception && !stallDe;
assign stallDe = needStallDe || stallEx || iStall;
        assign clearEx = (needStallDe || iStall) && !stallEx;
assign stallEx = needStallEx || stallMA;
        assign clearMA = needStallEx && !stallMA;
assign stallMA = needStallMA || stallWB;
        assign clearWB = needStallMA && !stallWB;
assign stallWB = needStallWB;
```

MIPS — Stall Logic Implementation Part 1

```
wire takeBranchEqNeDe = controlDe [CONTROLBRANCH] & (controlDe [CONTROLBRANCHTYPE]=='BR.EQ || controlDe [CONTROLBRANCHTYPE]=='BR.NE);

// Is the instruction in the decode stage any kind of branch or a register jump?
wire takeBranchOrJumpDe = controlDe [CONTROLBRANCH] || controlDe [CONTROLREGJUMP];

// Does the instruction in the execute stage want to write to
// either the rs or the rt registers for the instruction in
// the decode stage. If writing to $zero, we don't care, so set to false
wire rsInE = instrDe [20:16] == controlEx [CONTROLWRITEREGNUM] && instrDe [25:21] != 0;
wire rtInE = instrDe [20:16] == controlEx [CONTROLWRITEREGNUM] && instrDe [20:16] != 0;

// Does the instruction in the memory access stage want to write to
// either the rs or the rt registers for the instruction in
// the decode stage. If writing to $zero, we don't care, so set to false
wire rsInMA = instrDe [25:21] == writeRegNumMA && instrDe [20:16] != 0;

// We need a stall in the decode stage
assign needStallDe =

// If we're performing an eq/ne branch and the rt register is in the execute stage or
// memory access stage (so the stall will cause a wait until it is written back so
// we can then use them for the branch)
takeBranchEqNeDe && ((rtInE && controlEx [CONTROLREGWRITE]) || (rtInMA && writeRegEnMA))
|| // Or
// If we're taking any branch or a register jump and the rs register is in the execute stage
// or memory access stage (so the stall will cause a wait until it is written back so
// we can then use them for the branch)
takeBranchOrJumpDe && ((rsInE && controlEx [CONTROLREGWRITE]) || (rsInMA && writeRegEnMA))
|| // Or
// If there 's a read instruction in execute and it 's going to write to
// a register we need, so we must wait for the read to complete (load stall)
controlEx [CONTROLMEMREAD] && ((rsInE && needsR$AndNotBranch(controlDe))
|| // Or
// If in decode there 's a coprocessor read instruction and we're writing to the coprocessor
// further up the pipeline (not always a hazard, and could have been solved by forwardin
```

MIPS — Stall Logic Implementation Part 2

```
//We need a stall in the execute stage if the execute stage requests one assign needStallEx = stallRqEx; 
//We need a stall in the memory access stage if there is a data stall (i.e. //we must wait for the data cache to complete its fetch) assign needStallMA = dStall;
         //If the execute stage is stalled and write back needs to write a register
        ///If the execute stage is stalled and write back needs to write a registe 
//that execute needs we must stall write back as well otherwise when the 
//execute stage ceases to be stalled the feedforward from the write back 
//will not give the correct value. So.. 
//We need a stall in the write back stage if 
assign needStallWB = 
//The write back stage will write to a register, that isn't $zero 
(writeRegEnWB && writeRegNumWB != 5'd0 && //And 
( )
                                            //The instruction in the execute stage needs it for rs instrEx[25:21] == writeRegNumWB && needsRsAndNotBranch(controlEx)
                                    || //Or
                                            //The instruction in the execute stage need it for rt instrEx[20:16] == writeRegNumWB && needsRtAndNotBranch(controlEx)
                          && //And
                          //Either the execute or memory access stage needs a stall 
//(if MA needs a stall then execute will also be stalled, 
//we can't just use stallEx directly as this creates a loop 
//that will cause a stall that never ends) 
(needStallEx || needStallMA))
                 //Are we going to need register rs, given the control signals //and it's not a branch function <code>needsRsAndNotBranch;</code>
                  input \ [\text{`CONTROL\_WIDTH}] \ control;
                 begin
                          nnedsRsAndNotBranch = !control['CONTROLIRQRETURN]
&& !control['CONTROLJUMP]
&& !control['CONTROLREGJUMP]
                          && !control['CONTROL_BRANCH]
                 end
        endfunction
        //Are we going to need register rt, given the control signals //and it 's not a branch function needsRtAndNotBranch;
                  input ['CONTROL_WIDTH] control;
                 begin
                           needsRtAndNotBranch = !control['CONTROL_IRQRETURN]
                                   && !control['CONTROL_JUMP]
&& !control['CONTROL_REGJUMP]
                                   & !control['CONTROL_BRANCH]
&& (!control['CONTROL_USEIMM] || control['CONTROL_MEMWRITE]
|| control['CONTROL_MEML] || control['CONTROL_MEMR]);
                 end
         endfunction
endmodule
```