


The lab0 is mainly aimed at getting start on using the VHDL on linux. The logic of the AND gate is pretty simple, which is just an “And” logic.

The whole project is divided into two parts: the design entity and the testbench.

In design entity, I firstly declare the input and output of the AND gate and then write the structure of the AND logic. In the testbench, named as “AND2_tb.vhd” is just used to declare the input signal and output signal when testing.

After completing them, I did the simulation and get the wave as below:



We can see that only at the beginning, when in0 and in1 are both giving out “1”, the output gives out “1”. During the rest of the time, there is always a “0” exist in in0 or in1. Thus, by the logic of “and” the output should always be “0”.

Generally, the lab0 is pretty simple and all the things go pretty well.

Thank you!