## Faculty of Media Engineering and Technology

Computer Systems Architecture – CSEN 601 Spring 2025

# Project Report

Team Number: 26 Package Number and Name: Package 2 - "Fillet-O-Neumann with moves on the side"

## Team Members:

$$\begin{split} & \text{Mennatallah Mohamed Gharieb} - [58\text{-}10109] - [T\ 11] \\ & \text{Hoor Haytham Anas Mohamed} - [58\text{-}10710] - [T\ 9] \\ & \text{Mariam Mohamed Barakat} - [58\text{-}9679] - [T\ 10] \\ & \text{Nada Selim} - [58\text{-}17829] - [T\ 22] \\ & \text{Rokia Houssam} - [58\text{-}15838] - [T\ 22] \\ & \text{Aeisha Khalifa} - [58\text{-}12534] - [T\ 22] \\ & \text{Rahma Issa} - [58\text{-}9381] - [T\ 11] \end{split}$$

Date: May 19, 2025 For: Review of CPU Simulator Implementation

## Contents

1	Introduction	 2
2	2 Codebase Overview	 2
3	B File Structure	 2
4	4 Key Components	 3
	4.1 Instruction Set Architecture (ISA)	 3
	4.2 Hardware Definitions	
	4.3 Pipeline Stages	
	4.4 Data Structures	
5	5 Detailed Functionality	4
0	5.1 Parser (parser.c, parser.h)	
	5.2 Hardware (hardware.c, hardware.h)	
	5.3 Datapath (datapath.c, datapath.h)	
	5.4 Executor (executor.c, executor.h)	
	5.5 Main (main.c)	
_	6 Pipeline Execution Flow	J
6	Figerine Execution Flow	 5
6 7		
	7 Key Features	 5
7	Key Features	 5 5
7 8 9	Key Features	 5 5 6
7 8 9	Key Features	 5 5 6
7 8 9	Key Features	 5 6 6 6
7 8 9	Key Features  Limitations and Potential Improvements  Conclusion  Source Code  A.1 hardware.h  A.2 hardware.c	 5 6 6 6
7 8 9	Key Features  Limitations and Potential Improvements  Conclusion  A Source Code  A.1 hardware.h  A.2 hardware.c  A.3 datapath.h	 5 6 6 6 6 6
7 8 9	Key Features  Limitations and Potential Improvements  Conclusion  Source Code  A.1 hardware.h  A.2 hardware.c  A.3 datapath.h  A.4 datapath.c	 5 6 6 6 6 6 8
7 8 9	Key Features  Limitations and Potential Improvements  Conclusion  A Source Code  A.1 hardware.h  A.2 hardware.c  A.3 datapath.h  A.4 datapath.c  A.5 executor.h	 5 6 6 6 6 8 16
7 8 9	7 Key Features         3 Limitations and Potential Improvements         9 Conclusion         A Source Code         A.1 hardware.h         A.2 hardware.c         A.3 datapath.h         A.4 datapath.c         A.5 executor.h         A.6 executor.c	 5 6 6 6 6 6 6 8 8 16 16
7 8 9	7 Key Features         8 Limitations and Potential Improvements         9 Conclusion         A Source Code         A.1 hardware.h         A.2 hardware.c         A.3 datapath.h         A.4 datapath.c         A.5 executor.h         A.6 executor.c         A.7 main.c	 5 6 6 6 6 6 6 8 16 16 20
7 8 9	7 Key Features         8 Limitations and Potential Improvements         9 Conclusion         A Source Code         A.1 hardware.h         A.2 hardware.c         A.3 datapath.h         A.4 datapath.c         A.5 executor.h         A.6 executor.c         A.7 main.c	 55 66 66 66 88 166 166 200 20

## 1 Introduction

This report provides a comprehensive overview of a pipelined CPU simulator implemented in C, designed to execute instructions from a custom instruction set architecture (ISA). The codebase models a five-stage pipeline (Fetch, Decode, Execute, Memory, Writeback) and supports R-type, I-type, and J-type instructions. The simulator reads instructions from a text file, encodes them into a 32-bit binary format, and executes them in a pipelined manner, handling control hazards and arithmetic flags.

The report is structured to detail the codebase's purpose, file organization, key components, functionality, and areas for improvement. The complete source code is included in Appendix A for reference. This document serves as a technical reference for developers, educators, or researchers analyzing the simulator.

## 2 Codebase Overview

The CPU simulator emulates a simplified processor with a custom ISA comprising 12 instructions. It features a 2048-word memory (divided into instruction and data regions), 33 registers (including a program counter), and a pipelined execution model. The primary objectives of the codebase are:

- To parse and encode instructions from a text file.
- To execute instructions through a five-stage pipeline.
- To manage control hazards (e.g., jumps) via instruction dropping.
- To track arithmetic flags (carry, overflow) for operations like addition and multiplication.

The simulator is modular, with distinct files handling parsing, hardware definitions, pipeline stages, and execution control.

## 3 File Structure

The codebase is organized into several files, each with a specific role. The complete source code for these files is provided in Appendix A:

- parser.c, parser.h: Parses instructions from dummy\_instructions.txt and encodes them into 32-bit binary format.
- hardware.c, hardware.h: Defines memory (2048 words), registers (33), and counters for instruction and data storage.
- datapath.c, datapath.h: Implements the pipeline stages (Fetch, Decode, Execute, Memory, Writeback) and instruction execution logic.
- executor.c, executor.h: Manages pipelined execution across clock cycles, handling instruction tracking and dropping.
- main.c: Entry point; initiates pipeline execution and prints final register and memory states.

## 4 Key Components

## 4.1 Instruction Set Architecture (ISA)

The ISA includes 12 instructions, categorized into three types:

- R-type: Register-based (e.g., ADD, SUB, MUL, AND, LSL, LSR).
- I-type: Immediate-based (e.g., MOVI, JEQ, XORI, MOVR, MOVM).
- **J-type**: Jump-based (e.g., JMP).

Each instruction is encoded as a 32-bit word with the following formats:

- R-type: [opcode:4] [r1:5] [r2:5] [r3:5] [shamt:13]
- I-type: [opcode:4] [r1:5] [r2:5] [immediate:18]
- J-type: [opcode:4] [address:28]

The instruction set is defined in parser.c with opcodes ranging from 0 (ADD) to 11 (MOVM).

#### 4.2 Hardware Definitions

The hardware configuration is defined in hardware.c and hardware.h:

- Memory: memory [2048] stores instructions (0-1023) and data (1024-2047).
- Registers: reg\_array[33] includes:
  - R0: Zero register (read-only).
  - R1--R31: General-purpose registers.
  - R32: Program Counter (PC).
- Counters:
  - memoryInstructionCounter: Tracks loaded instructions.
  - memoryDataCounter: Fixed at 1024 for data offset.

#### 4.3 Pipeline Stages

The simulator implements a five-stage pipeline, with some stages split into two cycles:

- 1. **Fetch**: Retrieves instruction from memory [PC], increments PC.
- 2. Decode:
  - Cycle 1: Extracts opcode, registers, immediate, and address.
  - Cycle 2: Assigns instruction type (R, I, J).
- 3. Execute:
  - Cycle 1: Validates instruction and extracts opcode.
  - Cycle 2: Performs operations (e.g., ADD, JMP).
- 4. **Memory**: Handles read (MOVR) or write (MOVM) operations.
- 5. Writeback: Writes results to registers.

#### 4.4 Data Structures

Key data structures include:

- decodedInstruction: Stores decoded instruction details (opcode, registers, etc.).
- mem\_reg\_destinationInfo: Represents execution or memory operation results (type, index, value).
- storeOutput: Tracks instruction state across pipeline stages.
- InstructionInfo: Maps mnemonics to opcodes and types for parsing.

## 5 Detailed Functionality

## 5.1 Parser (parser.c, parser.h)

- readFile(): Reads dummy\_instructions.txt and parses each line.
- parseInstruction(): Tokenizes lines into mnemonic and arguments (e.g., "ADD R1 R2 R3").
- encodeInstruction(): Converts instructions to 32-bit binary, handling two's complement for negative immediates.
- Stores encoded instructions in memory[0--1023].

## 5.2 Hardware (hardware.c, hardware.h)

- Initializes memory [2048] to zero, with memoryDataCounter set to 1024.
- Defines reg\_array[33] for registers and PC.
- Includes a redundant RO variable (not used, as reg\_array[0] is managed directly).

## 5.3 Datapath (datapath.c, datapath.h)

- Fetch: Validates PC and retrieves instructions.
- Decode: Extracts fields using bit shifts and assigns types.
- Execute: Implements instructions (e.g., ADD sets carry/overflow flags, JEQ/JMP update PC).
- Memory: Reads/writes data for MOVR/MOVM.
- Writeback: Updates registers (skips R0, R32).
- Flags:
  - flag: Triggers instruction dropping for jumps.
  - carry\_flag: Set for unsigned overflow/borrow.
  - overflow\_flag: Set for signed arithmetic overflow.

## 5.4 Executor (executor.c, executor.h)

- pipelineExecution(): Manages pipeline execution:
  - Odd cycles: Fetch, Decode Cycle 2, Execute Cycle 2, Writeback.
  - Even cycles: Decode Cycle 1, Execute Cycle 1, Memory.
- Tracks instructions in storeOutput array, handling dropping for jumps.
- Terminates when all instructions are completed or dropped.

## 5.5 Main (main.c)

- Initiates pipelineExecution().
- Prints final register and memory states (memory[1024–1099]).
- Includes commented-out test functions for overflow/carry flags.

## 6 Pipeline Execution Flow

- 1. **Initialization**: Loads instructions via readFile(), resets flags.
- 2. Clock Cycles:
  - Odd: Fetch new instructions, process later stages, drop instructions if flag is set.
  - Even: Process early stages, update dropFlagCount to reset flag.
- 3. **Termination**: Stops when all instructions are processed.

## 7 Key Features

- **Instruction Dropping**: Handles control hazards (JEQ, JMP) by dropping in-flight instructions for two cycles.
- Sign Extension: Extends 18-bit immediates to 32 bits using two's complement.
- Arithmetic Flags: Tracks carry and overflow for ADD, SUB, MUL.
- Modular Design: Separates parsing, hardware, datapath, and execution logic.

## 8 Limitations and Potential Improvements

- Error Handling: Limited validation for invalid instructions or memory accesses.
  - Improvement: Add robust checks in parser.c and datapath.c.
- Pipeline Hazards: No support for data hazards.
  - Improvement: Implement forwarding or stalling mechanisms.
- Redundant Code: R0 variable and commented test functions.
  - Improvement: Remove RO, integrate tests into a testing framework.
- Documentation: Sparse inline comments.
  - Improvement: Add detailed comments for complex logic (e.g., flag handling).

## 9 Conclusion

The pipelined CPU simulator is a robust educational tool for studying CPU architecture and pipeline execution. Its modular design, clear ISA, and effective handling of control hazards make it suitable for academic or developmental use. Addressing limitations such as error handling and hazard management could enhance its reliability and functionality. This codebase serves as a valuable resource for understanding the intricacies of CPU design and instruction execution.

## A Source Code

#### A.1 hardware.h

Listing 1: hardware.h: Hardware Definitions

#### A.2 hardware.c

Listing 2: hardware.c: Hardware Implementation

#### A.3 datapath.h

```
#ifndef DATAPATH_H
  #define DATAPATH_H
  #include <stdbool.h>
 #include "parser.h"
 extern bool flag;
 extern bool overflow_flag;
  extern bool carry_flag;
  typedef struct {
                   // Shift amount
      int shamt;
                 // Destination or third register
12
      int r3;
      int r2;
                // Second source register
      int r1; // First source register
      int opcode;
                    // Operation code
16 } RFormat;
18
 typedef struct {
      int immediate; // Immediate value (can be signed)
      int r2; // Second register or unused for some ops
      int r1; // Destination register
      int opcode; // Operation code
23 } IFormat;
 typedef struct {
      int address;
                     // Jump target address
26
      int opcode;
                     // Operation code
27
28 } JFormat;
29
 typedef struct {
30
      InstrType type; // Tag to identify which format is valid
31
      bool isValid;
      union {
34
          RFormat r_format;
          IFormat i_format;
          JFormat j_format;
      } format;
38
39 } Instruction;
  typedef struct {
41
      InstrType type;
42
      int opcode;
43
      int r1;
      int r2;
45
      int r3;
46
      int shamt;
47
      int immediate;
48
      int address;
49
      bool is Valid;
50
 } decodedInstruction;
51
53 typedef struct {
      char type; // store 'M' for memory, 'R' for register, or 'B' for both
54
      int index; // indicate the index of memory or reg to accessed
      int value; // value to be stored or loc used to read from memory.
56
      bool isValid; // to flag if an error occurs
```

```
bool dropFlag; // to flag if executing/decoding instructions need to be
          dropped due to a jmp
59 } mem_reg_destinationInfo;
 int sign_extend(int value, int bits);
62
 int fetch();
63
64
65 decodedInstruction decode_cycle1(int instruction);
66 decodedInstruction decode_cycle2(decodedInstruction instData);
68 int execute_cycle1(decodedInstruction instr);
 mem_reg_destinationInfo execute_cycle2(int opcode, decodedInstruction instr
70
 // ----- Instruction Implementations -----
72 mem_reg_destinationInfo add(int r1, int r2, int r3);
mem_reg_destinationInfo sub(int r1, int r2, int r3);
74 mem_reg_destinationInfo mul(int r1, int r2, int r3);
75 mem_reg_destinationInfo movi(int r1, int imm);
 mem_reg_destinationInfo jeq(int r1, int r2, int offset);
 mem_reg_destinationInfo and(int r1, int r2, int r3);
78 mem_reg_destinationInfo xori(int r1, int r2, int imm);
79 mem_reg_destinationInfo jmp(int address);
80 mem_reg_destinationInfo lsl(int r1, int r2, int shamt);
81 mem_reg_destinationInfo lsr(int r1, int r2, int shamt);
82 mem_reg_destinationInfo movr(int r1, int r2, int offset);
mem_reg_destinationInfo movm(int r1, int r2, int offset);
  // ----- Memory and Writeback -----
86 mem_reg_destinationInfo MEM(mem_reg_destinationInfo dest);
 bool writeBack(mem_reg_destinationInfo dest);
89 #endif // DATAPATH_H
```

Listing 3: datapath.h: Datapath Definitions

#### A.4 datapath.c

```
1 #include "stdio.h"
2 #include "stdbool.h"
3 #include "datapath.h"
 #include "hardware.h"
 #include <stdint.h> // for int64_t, INT32_MAX, INT32_MIN
6 #include <limits.h> // for INT32_MAX, INT32_MIN
 bool flag = false;
9 int dropFlagCount = 0;
bool carry_flag = false;
 bool overflow_flag = false;
 int sign_extend(int value, int bits) {
13
      int mask = 1 << (bits - 1);</pre>
                                           // Gets the sign bit (e.g. bit 17
         for 18-bit)
      return (value ^ mask) - mask;
                                          // Applies 'twos complement
         extension
16 }
```

```
int fetch(){
      int pc = reg_array[32];
19
      if(pc<0 \mid\mid pc>1023 \mid\mid pc >= memoryInstructionCounter){    //check that pc'}
21
         s value is valid
          return -1;
23
24
      int instruction = memory[pc];
26
      printf("Fetched instruction at PC=%d: 0x%08X\n\n", pc, memory[pc]);
27
      pc++;
      reg_array[32] = pc;
30
      return instruction;
33
  decodedInstruction decode_cycle1(int instruction){
35
      decodedInstruction res;
37
      if((flag && dropFlagCount < 2) || instruction == -1){</pre>
38
          res.isValid = false;
39
          return res;
      }
41
42
      res.opcode = (instruction >> 28) & 0xF;
43
      res.r1 = (instruction >> 23) & 0x1F; // R-type & I-type instructions
      res.r2 = (instruction >> 18) & 0x1F; // R-type & I-type instructions
      res.r3 = (instruction >> 13) & 0x1F; // R-type instructions
46
      res.shamt = instruction & 0x1FFF; // R-type instructions
      int tmp = instruction & Ob11111111111111111; //18 bits
49
      int signedVal = sign_extend(tmp, 18);
50
      res.immediate = signedVal; // I-type instructions
      53
         instructions
      res.isValid = true; // no error occured and the instrucion hasn't been
         dropped
56
      return res;
57
58
  decodedInstruction decode_cycle2(decodedInstruction instData){
      int opcode = instData.opcode;
      if((flag && dropFlagCount ==2) || instData.isValid == false){
62
          return instData:
63
      }
64
      switch(opcode){
          case Ob0000: //ADD
67
              instData.type = R_TYPE;
68
              break;
          case 0b0001: //SUB
70
              instData.type = R_TYPE;
```

```
72
                break;
            case 0b0010: //MUL
73
                instData.type = R_TYPE;
74
75
                break;
           case Ob0011: //MOVI
76
                instData.type = I_TYPE;
77
                instData.r2 = 0;
78
                break;
79
           case 0b0100: //JEQ
80
                instData.type = I_TYPE;
81
                break;
82
           case 0b0101: //AND
83
                instData.type = R_TYPE;
                break;
85
           case Ob0110: //XORI
86
                instData.type = I_TYPE;
87
                break;
           case 0b0111: //JMP
89
                instData.type = J_TYPE;
90
                break;
91
           case 0b1000: //LSL
92
                instData.type = R_TYPE;
93
                break;
94
95
           case 0b1001: //LSR
                instData.type = R_TYPE;
96
                break;
97
           case Ob1010: //MOVR
98
                instData.type = I_TYPE;
99
100
                break;
           case 0b1011: //MOVM
101
                instData.type = I_TYPE;
103
                break;
104
            default: // for invalid instructions
                printf("An error occurred in decode_cycle2!");
105
                instData.isValid = false;
106
       }
107
108
       return instData;
109
  }
111
  int execute_cycle1(decodedInstruction instr){
112
       if((flag && dropFlagCount < 2) || instr.isValid == false){</pre>
113
114
           return -1;
115
116
       return instr.opcode;
117
  }
118
119
  mem_reg_destinationInfo execute_cycle2(int opcode, decodedInstruction instr
120
       mem_reg_destinationInfo res;
121
       if((flag && dropFlagCount == 2) || opcode == -1){
           printf("entered null. flag = %s, opcode = %d \n", flag ? "true" : "
124
               false", opcode);
           res.isValid = false;
           res.dropFlag = false;
126
           return res;
127
```

```
}
128
129
       if (opcode < 0 || opcode > 11) {
130
           printf("ERROR: Invalid opcode in execute_cycle2: %d\n", opcode);
           res.isValid = false;
           return res;
133
134
       carry_flag = false;
136
       overflow_flag = false;
137
138
       switch (opcode) {
139
       case 0b0000: //ADD
140
                res = add(instr.r1,instr.r2,instr.r3);
141
                break;
142
       case 0b0001: //SUB
143
                res = sub(instr.r1,instr.r2,instr.r3);
144
145
       case 0b0010: //MUL
146
                res = mul(instr.r1,instr.r2,instr.r3);
147
                break;
148
       case Ob0011: //MOVI
149
                res = movi(instr.r1,instr.immediate);
150
151
                break;
       case 0b0100: //JEQ
                res = jeq(instr.r1,instr.r2,instr.immediate);
153
                break:
154
       case 0b0105: //AND
155
                res = and(instr.r1,instr.r2,instr.r3);
                break;
157
       case Ob0110: //XORI
158
                res = xori(instr.r1,instr.r2,instr.immediate);
159
160
       case 0b0111: //JMP
161
                res = jmp(instr.address);
162
                break;
163
       case 0b1000: //LSL
164
                res = lsl(instr.r1,instr.r2,instr.shamt);
165
                break;
166
       case 0b1001: //LSR
                res = lsr(instr.r1,instr.r2,instr.shamt);
168
                break;
169
       case Ob1010: //MOVR
170
                res = movr(instr.r1,instr.r2,instr.immediate);
17
                break;
172
       case Ob1011: //MOVM
173
                res = movm(instr.r1,instr.r2,instr.immediate);
174
                break;
175
       }
176
177
178
       return res;
179
180
  mem_reg_destinationInfo add(int r1, int r2, int r3) {
181
182
       int32_t a = reg_array[r2];
183
       int32_t b = reg_array[r3];
184
       // Use 64-bit to capture overflow bit
185
```

```
int64_t signed_result = (int64_t)a + (int64_t)b;
186
       uint64_t unsigned_result = (uint64_t)(uint32_t)a + (uint64_t)(uint32_t)
187
188
       // Carry: check bit 32 (for 32-bit unsigned)
189
       carry_flag = (unsigned_result >> 32) & 1;
190
191
       // Overflow: XOR of carry-in to MSB and carry-out of MSB
192
       int sign_a = (a >> 31) & 1;
193
       int sign_b = (b >> 31) & 1;
194
       int sign_res = (int32_t)signed_result >> 31 & 1;
195
196
       overflow_flag = (sign_a == sign_b && sign_a != sign_res);
198
       mem_reg_destinationInfo res;
199
       res.type = 'R';
200
       res.index = r1;
       res.value = (int32_t) signed_result; // Truncate to 32-bit
202
       res.isValid = true;
203
       res.dropFlag = false;
204
205
       printf("ADD: a=%d, b=%d, result=%d | carry=%d, overflow=%d\n", a, b,
206
          res.value, carry_flag, overflow_flag);
207
       return res;
208
  }
209
210
  mem_reg_destinationInfo sub(int r1, int r2, int r3) {
211
       int32_t a = reg_array[r2];
       int32_t b = reg_array[r3];
213
214
       int64_t signed_result = (int64_t)a - (int64_t)b;
215
216
       uint64_t unsigned_result = (uint64_t)(uint32_t)a - (uint64_t)(uint32_t)
          b;
217
       // Carry (unsigned borrow): if a < b</pre>
       carry_flag = (uint32_t)a < (uint32_t)b;</pre>
219
220
       // Overflow: a and b have opposite signs, and result sign is different
221
          from a
       int sign_a = (a >> 31) & 1;
222
       int sign_b = (b >> 31) & 1;
       int sign_res = (int32_t)signed_result >> 31 & 1;
224
       overflow_flag = (sign_a != sign_b && sign_a != sign_res);
226
227
       mem_reg_destinationInfo res;
228
       res.type = 'R';
229
       res.index = r1;
230
       res.value = (int32_t) signed_result;
       res.isValid = true;
       res.dropFlag = false;
233
234
       printf("SUB: a=%d, b=%d, result=%d | carry=%d, overflow=%d\n", a, b,
235
          res.value, carry_flag, overflow_flag);
236
       return res;
237
238 }
```

```
239
        mem_reg_destinationInfo mul(int r1, int r2, int r3) {
                   int32_t a = reg_array[r2];
241
                   int32_t b = reg_array[r3];
242
                   int64_t wide_result = (int64_t)a * (int64_t)b;
244
245
                   // Overflow: if result doesn't fit in 32-bit signed range
246
                   overflow_flag = (wide_result > INT32_MAX || wide_result < INT32_MIN);</pre>
247
                   carry_flag = false; // Carry flag is undefined in signed MUL
248
249
                   mem_reg_destinationInfo res;
250
                   res.type = 'R';
                   res.index = r1;
252
                   res.value = (int32 t) wide result; // Truncate
253
                   res.isValid = true;
254
                   res.dropFlag = false;
256
                   printf("MUL: a=\%d, b=\%d, result=\%d | overflow=\%d\n", a, b, res.value, a=\%d, b=\%d, 
257
                             overflow_flag);
259
                   return res;
260
261
       mem_reg_destinationInfo movi(int r1, int imm) {
262
                   mem_reg_destinationInfo res;
263
                   res.type = 'R';
264
                   res.index = r1;
265
                   res.value = imm;
                   res.isValid = true;
267
                   res.dropFlag = false;
268
269
270
                   return res;
       }
271
272
       mem_reg_destinationInfo jeq(int r1, int r2, int offset) {
                   mem_reg_destinationInfo res;
274
                   if (reg_array[r1] == reg_array[r2]) {
276
                              reg_array[32] = offset + reg_array[32];
277
                              printf("
                                                              REG: PC --> %d\n", reg_array[32]);
278
                              res.index = 32;
                              res.isValid = true;
280
                              flag = true;
281
                   } else{
282
                              res.isValid = false;
283
                              res.dropFlag = false;
284
286
                   return res;
287
288
       mem_reg_destinationInfo and(int r1, int r2, int r3) {
290
                   mem_reg_destinationInfo res;
291
                   res.type = 'R';
292
293
                   res.index = r1;
                   res.value = reg_array[r2] & reg_array[r3];
294
                   res.isValid = true;
295
```

```
296
       res.dropFlag = false;
297
       return res;
298
   }
299
   mem_reg_destinationInfo xori(int r1, int r2, int imm) {
301
       mem_reg_destinationInfo res;
302
       res.type = 'R';
303
       res.index = r1;
304
       res.value = reg_array[r2] ^ imm;
305
       res.isValid = true;
306
       res.dropFlag = false;
307
       return res;
309
  }
310
311
   mem_reg_destinationInfo jmp(int address) {
312
       mem_reg_destinationInfo res;
313
       reg_array[32] = address;
314
       printf("
                    REG: PC --> %d\n", reg_array[32]);
315
       res.index = 32;
316
317
       res.isValid = true;
       flag = true;
318
319
       return res;
320
321
   mem_reg_destinationInfo lsl(int r1, int r2, int shamt) {
322
       mem_reg_destinationInfo res;
323
324
       res.type = 'R';
       res.index = r1;
325
       res.value = reg_array[r2] << shamt;</pre>
       res.isValid = true;
       res.dropFlag = false;
328
329
       return res;
330
331
332
   mem_reg_destinationInfo lsr(int r1, int r2, int shamt) {
333
       mem_reg_destinationInfo res;
334
       res.type = 'R';
       res.index = r1;
336
       res.value = reg_array[r2] >> shamt;
337
       res.isValid = true;
338
       res.dropFlag = false;
339
340
       return res;
341
  }
342
   mem_reg_destinationInfo movr(int r1, int r2, int offset) {
344
       int addr = reg_array[r2] + offset;
345
346
       mem_reg_destinationInfo res;
347
       res.type = 'B';
348
       res.index = r1;
349
       res.value = addr; // overwrite the value for the address in the memory
           function to get memory[addr]
       res.isValid = true;
351
       res.dropFlag = false;
352
```

```
353
       return res;
354
355
356
   mem_reg_destinationInfo movm(int r1, int r2, int offset) {
357
       int addr = reg_array[r2] + offset;
358
359
       mem_reg_destinationInfo res;
360
       res.type = 'M';
361
       res.index = addr;
362
       res.value = reg_array[r1];
363
       res.isValid = true;
364
       res.dropFlag = false;
366
       return res;
367
  }
368
369
   mem_reg_destinationInfo MEM(mem_reg_destinationInfo dest){
370
       mem_reg_destinationInfo res;
37
373
       if((flag && dropFlagCount < 2) || dest.isValid == false){</pre>
373
            res.isValid = false;
374
            res.dropFlag = false;
375
            return res;
376
       }
377
378
       if(dest.type == 'B'){
379
            res.type = 'R';
380
            res.index = dest.index;
383
            res.value = memory[dest.value+memoryDataCounter];
382
                        Output: MEM: Read from memory [%d] = %d to be written in
383
                R%d\n", dest.value, res.value, res.index);
            res.isValid = true;
384
            res.dropFlag = false;
385
       } else if(dest.type == 'M'){
386
            memory[dest.index + memoryDataCounter] = dest.value;
                         Output: MEM: Stored %d --> memory[%d]\n", dest.value,
            printf("
388
               dest.index);
            res.type = dest.type;
389
            res.index = dest.index;
            res.value = dest.type;
391
            res.isValid = false;
392
            res.dropFlag = false;
393
       } else{
394
                         Output: nothing read or written into memory\n", dest.
395
               value, dest.index);
            return dest;
396
       }
398
       return res;
399
400
401
   bool writeBack(mem_reg_destinationInfo dest){
402
       if(dest.isValid == false || dest.type != 'R'){
403
                         Output: REG: nothing was loaded into a register\n");
404
            printf("
405
            return false;
406
       if(dest.index != 0 && dest.index != 32 && dest.type == 'R'){
407
```

```
reg_array[dest.index] = dest.value;
408
       }
409
410
                     Output: REG: Loaded R%d --> %d\n", dest.index, dest.value);
       printf("
411
       if(dest.dropFlag == true){
413
            flag = true;
414
415
416
       return true;
417
  }
418
```

Listing 4: datapath.c: Datapath Implementation

#### A.5 executor.h

```
#ifndef EXECUTOR_H
  #define EXECUTOR_H
  #include "datapath.h"
  extern int dropFlagCount;
  typedef struct{
      int instruction; // stores output of fetch
      {\tt decodedInstruction\ d1;} // stores output of decode cycle 1
      decodedInstruction d2; // stores output of decode cycle 2
      int opcode; // stores output of execute cycle 1
      mem_reg_destinationInfo output; //stores output of execute cycle 2
13
      mem_reg_destinationInfo mem; // stores output of memory
14
      bool wb; // stores output of writeback
      int count; // stores count of execution cycle
16
      bool droped; // true if the instruction has been dropped
17
 } storeOutput;
 const char* instrTypeToStr(InstrType type);
20
21
22 // Function to start pipeline execution
void pipelineExecution();
24
 #endif // EXECUTOR_H
```

Listing 5: executor.h: Executor Definitions

#### A.6 executor.c

```
#include "stdio.h"
#include "stdbool.h"
#include "executor.h"
#include "datapath.h"

#include "hardware.h"

const char* instrTypeToStr(InstrType type) {
    switch (type) {
        case R_TYPE: return "R_TYPE";
        case I_TYPE: return "I_TYPE";
```

```
case J_TYPE: return "J_TYPE";
          default: return "UNKNOWN";
13
 }
  void pipelineExecution(){
16
      int clk = 1;
17
      flag = false;
18
      readFile();
19
      storeOutput instArray[1024];
21
      int instArrayPointer = 0;
22
      int stopCount = 0;
23
24
      do {
25
          printf("\n");
26
          printf("----\n", clk)
          printf("\n");
28
29
          if(clk % 2 != 0){
              int fetchOutput = fetch();
31
32
              if(fetchOutput != -1){
                  storeOutput tmp = {0};
                  tmp.instruction = fetchOutput;
35
                  tmp.count = 1;
36
                  instArray[instArrayPointer++] = tmp;
37
              }
39
              if(flag){
40
                  for(int j=0; j<instArrayPointer; j++){</pre>
                       storeOutput tmp2 = instArray[j];
                       if(flag && tmp2.count != 6 && tmp2.instruction !=
43
                          fetchOutput && tmp2.count != 7 && tmp2.droped ==
                          false){
                          printf("Instruction 0x\%08X has been droped\n", tmp2
44
                              .instruction);
                           stopCount++;
45
                           tmp2.droped = true;
47
                       instArray[j] = tmp2;
48
                  }
49
          }
              for(int i=0; i<instArrayPointer; i++){</pre>
                  storeOutput tmp2 = instArray[i];
                  if(tmp2.count != 7 && tmp2.droped == false){
                      if(tmp2.count == 2){
                          printf("Instruction 0x%08X going through decode
56
                              cycle 2\n", tmp2.instruction);
                                       Decode cycle 2 input variable:\n
                              opcode = %d, r1 = %d, r2 = %d, r3 = %d, shamt =
                              %d, immediate = %d, address = %d\n", tmp2.d1.
                              opcode, tmp2.d1.r1, tmp2.d1.r2, tmp2.d1.r3, tmp2
                              .d1.shamt, tmp2.d1.immediate, tmp2.d1.address);
                           tmp2.d2 = decode_cycle2(tmp2.d1);
58
```

```
printf("
                                     Output: type = %s\n", instrTypeToStr(
59
                              tmp2.d2.type));
                           tmp2.count++;
60
                      } else if(tmp2.count == 4){
                          printf("Instruction 0x%08X going through execute
62
                              cycle 2\n", tmp2.instruction);
                                       Execute cycle 2 input variable:\n
                              opcode = %d, r1 = %d, r2 = %d, r3 = %d, shamt =
                              d, immediate = d, address = d, type = n,
                              tmp2.d2.opcode, tmp2.d2.r1, tmp2.d2.r2, tmp2.d2.
                              r3, tmp2.d2.shamt, tmp2.d2.immediate, tmp2.d2.
                              address, instrTypeToStr(tmp2.d2.type));
                           tmp2.output = execute_cycle2(tmp2.opcode,tmp2.d2);
                           if(tmp2.output.type == 'R'){
                                          Output: value %d will be written in
                               printf("
                                   register %d\n", tmp2.output.value, tmp2.
                                  output.index);
                          } else if(tmp2.output.type == 'M'){
67
                               printf("
                                           Output: value %d will be written in
68
                                   memory at location %d\n", tmp2.output.value
                                  , tmp2.output.index);
                           } else{
69
                               printf("
                                           Output: value to be written in
70
                                  register %d will be read from memory
                                  location %d\n", tmp2.output.index, tmp2.
                                  output.value);
                          }
                           if(flag){
                               dropFlagCount++;
74
                           tmp2.count++;
                      } else if(tmp2.count == 6){
                          printf("Instruction 0x%08X going through write back
                              \n", tmp2.instruction);
                           if(tmp2.mem.type = 'R'){
                               printf("
                                           Write back input: value %d will be
                                  written into register %d\n", tmp2.mem.value,
                                   tmp2.mem.index);
                           } else{
80
                               printf("
                                           Write back input: nothing will be
                                  written into a register\n");
82
                           tmp2.wb = writeBack(tmp2.mem);
                           printf("
                                      Instruction 0x%08X finished execution\n
                              ");
                           tmp2.count++;
85
                           stopCount++;
86
                      instArray[i] = tmp2;
                  }
89
              }
90
          } else{
92
              if(flag && dropFlagCount == 2){
93
                  flag = false;
94
                  dropFlagCount = 0;
              } else if(dropFlagCount == 1){
96
                  dropFlagCount++;
97
```

```
}
98
               for(int i=0; i<instArrayPointer; i++){</pre>
                    storeOutput tmp2 = instArray[i];
100
                   if(tmp2.count != 7 && tmp2.droped == false){
                        if(tmp2.count == 1){
                            printf("Instruction 0x%08X going through decode
104
                                cycle 1\n", tmp2.instruction);
                            printf("
                                        Decode cycle 1 input variable: \n
105
                                instruction = 0x\%08x\n", tmp2.instruction);
                            tmp2.d1 = decode_cycle1(tmp2.instruction);
106
                            tmp2.count = tmp2.count + 1;
107
                                        Output variables: opcode = %d, r1 = %d,
                            printf("
                                r2 = %d, r3 = %d, shamt = %d, immediate = %d,
                                address = %d \n", tmp2.d1.opcode, tmp2.d1.r1,
                                tmp2.d1.r2, tmp2.d1.r3, tmp2.d1.shamt, tmp2.d1.
                                immediate, tmp2.d1.address);
                        } else if(tmp2.count == 3){
109
                            printf("Instruction 0x%08X going through execute
                                cycle 1\n", tmp2.instruction);
                                         Execute cycle 1 input variables: \n
                            printf("
                                type = %s\n", instrTypeToStr(tmp2.d2.type));
                            tmp2.opcode = execute_cycle1(tmp2.d2);
112
                                         Output: opcode = %d\n", tmp2.opcode);
113
                            printf("
                            tmp2.count++;
114
                        } else if(tmp2.count == 5){
                            printf("Instruction 0x%08X going through memory
                                read or write\n", tmp2.instruction);
                            if(tmp2.output.type == 'M'){
                                printf("
                                           Memory read or write input:\n
118
                                    value %d to be stored in memory at location
                                    %d\n", tmp2.output.value, tmp2.output.index)
                            } else if(tmp2.output.type == 'B'){
119
                                            Memory read or write input:\n
                                printf("
120
                                    value to be stored in register %d to be read
                                     from memory at location %d\n", tmp2.output.
                                    index , tmp2.output.value);
                            } else{
                                printf("
                                             Memory read or write input: nothing
                                     will be read or written in memory\n");
                            }
123
                            tmp2.mem = MEM(tmp2.output);
                            tmp2.count++;
126
                        }
                   }
128
                    instArray[i] = tmp2;
130
               }
           }
132
133
           clk++;
134
       } while (stopCount < instArrayPointer);</pre>
135
136
       printf("\n");
137
       printf("Pipeline finished execution at clk cycle %d\n", clk-1);
138
139 }
```

#### A.7 main.c

```
#include <stdio.h>
  #include <stdbool.h>
  #include "datapath.h"
  #include "hardware.h"
  #include "executor.h"
  #include <stdint.h> // For fixed-width types like int32_t
  #include <limits.h> // This is what you need for INT32_MAX, INT32_MIN,
     and UINT32_MAX
  void print_registers() {
      printf("=== Registers ===\n");
      for (int i = 0; i < 32; i++) {</pre>
          printf("R[%d] = %d\n", i, reg_array[i]);
13
      printf("PC = %d\n", reg_array[32]);
14
  }
15
16
  void print_memory() {
17
      printf("\n=== Memory [1024+] ===\n");
18
      for (int i = 1024; i < memoryDataCounter; i++) {</pre>
19
          printf("mem[%d]=%d ", i, memory[i]);
20
          if ((i - 1024 + 1) \% 5 == 0) // Print 5 memory cells per line
21
               printf("\n");
23
     printf("\n");
24
25
26
  int main(){
27
      pipelineExecution();
29
      // Results
30
      printf("\n=== Registers ===\n");
      for (int i = 0; i < 32; i++)</pre>
          printf("R[%d] = %d\n", i, reg_array[i]);
33
      printf("PC = %d\n", reg_array[32]);
34
      printf("\n=== Memory [1024+] === \n");
36
      for (int i = 1024; i < 1100; i++)</pre>
37
          printf("mem[%d] = %d\n", i, memory[i]);
38
      return 0;
40
  }
```

Listing 7: main.c: Main Program

## A.8 parser.h

```
#ifndef PARSER_H
#define PARSER_H

#include <stdio.h>
```

```
#define MAX_LINE_LENGTH 100
  // Opcode enumeration
  typedef enum {
      ADD = 0,
10
      SUB,
      MUL,
12
      MOVI,
13
      JEQ,
      AND,
      XORI,
16
      JMP,
      LSL,
      LSR,
19
      MOVR,
      MVOM
22 } Opcode;
  // Instruction type enumeration
  typedef enum {
      R_TYPE,
26
      I_TYPE,
27
      J_TYPE
28
29 } InstrType;
30
  // Instruction structure
  typedef struct {
32
      char mnemonic[6];
      Opcode opcode;
34
      InstrType type;
36 } InstructionInfo;
38 // Function declarations
39 Opcode getOpcode(const char *mnemonic);
40 InstrType getInstrType(const char *mnemonic);
  void intToBinary(int value, int bits, char *output);
42 int getRegisterNumber(const char *reg);
void encodeInstruction(const char *mnemonic, char *arg1, char *arg2, char *
      arg3);
void parseInstruction(char *line);
45 void readFile();
  #endif // PARSER_H
```

Listing 8: parser.h: Parser Definitions

#### A.9 parser.c

```
{"SUB", SUB, R_TYPE},
      {"MUL", MUL, R_TYPE},
      {"MOVI", MOVI, I_TYPE},
      {"JEQ", JEQ, I_TYPE},
      {"AND", AND, R_TYPE},
13
      {"XORI", XORI, I_TYPE},
{"JMP", JMP, J_TYPE},
14
      {"LSL", LSL, R_TYPE},
16
      {"LSR", LSR, R_TYPE},
17
      {"MOVR", MOVR, I_TYPE},
18
      {"MOVM", MOVM, I_TYPE}
19
  };
20
21
22
  Opcode getOpcode(const char *mnemonic) {
      for (int i = 0; i < 12; i++) {</pre>
23
           if (strcmp(mnemonic, instructionSet[i].mnemonic) == 0)
24
               return instructionSet[i].opcode;
26
27
      return -1;
  }
28
29
  InstrType getInstrType(const char *mnemonic) {
30
      for (int i = 0; i < 12; i++) {</pre>
31
           if (strcmp(mnemonic, instructionSet[i].mnemonic) == 0)
32
               return instructionSet[i].type;
33
34
      return -1;
35
36
37
  void intToBinary(int value, int bits, char *output) {
38
      output[bits] = ' \setminus 0';
39
      for (int i = bits - 1; i >= 0; i--) {
41
           output[i] = (value & 1) + '0';
           value >>= 1;
42
      }
43
44
45
  int getRegisterNumber(const char *reg) {
46
      if (reg[0] == 'R')
47
48
           return atoi(reg + 1);
      return 0;
49
  }
50
51
  int binaryStringToInt(const char *binary) {
      int result = 0;
53
      while (*binary != '\0') {
54
           result = (result << 1) | (*binary - '0');
           binary++;
57
      return result;
58
  7
59
  void encodeInstruction(const char *mnemonic, char *arg1, char *arg2, char *
61
      arg3) {
      char binary[33]; // 32 bits + null terminator
62
63
      Opcode opcode = getOpcode(mnemonic);
      InstrType type = getInstrType(mnemonic);
64
65
```

```
char opBin[5], r1Bin[6], r2Bin[6], r3Bin[6], shamtBin[14], immBin[19],
66
          addrBin[29];
67
       intToBinary(opcode, 4, opBin);
68
       if (type == R_TYPE) {
70
           intToBinary(getRegisterNumber(arg1), 5, r1Bin);
71
           intToBinary(getRegisterNumber(arg2), 5, r2Bin);
72
           intToBinary(getRegisterNumber(arg3), 5, r3Bin);
73
74
           if (strcmp(mnemonic, "LSL") == 0 || strcmp(mnemonic, "LSR") == 0)
75
                intToBinary(atoi(arg3), 13, shamtBin);
76
           else
                intToBinary(0, 13, shamtBin);
78
79
           sprintf(binary, "%s%s%s%s", opBin, r1Bin, r2Bin, r3Bin, shamtBin)
80
       }
81
82
       else if (type == I_TYPE) {
83
           intToBinary(getRegisterNumber(arg1), 5, r1Bin);
84
85
           int imm;
           if (arg3 == NULL) {
86
                intToBinary(0, 5, r2Bin); // For MOVI
87
                imm = atoi(arg2);
88
           } else {
89
                intToBinary(getRegisterNumber(arg2), 5, r2Bin);
90
                imm = atoi(arg3);
91
           }
93
           if (imm < 0)
94
               imm = (1 << 18) + imm; // Two's complement for negative numbers
           intToBinary(imm, 18, immBin);
97
           sprintf(binary, "%s%s%s%s", opBin, r1Bin, r2Bin, immBin);
98
       }
99
100
       else if (type == J_TYPE) {
           int addr = atoi(arg1);
           if (addr < 0)
103
                addr = (1 << 28) + addr;
104
           intToBinary(addr, 28, addrBin);
106
           sprintf(binary, "%s%s", opBin, addrBin);
       }
108
109
       printf("Binary Encoding: %s\n", binary);
111
       memory[memoryInstructionCounter++] = binaryStringToInt(binary);
112
  }
114
  void parseInstruction(char *line) {
115
       char *mnemonic = strtok(line, " \n");
       char *arg1 = strtok(NULL, " \n");
117
       char *arg2 = strtok(NULL, " \n");
118
       char *arg3 = strtok(NULL, " \n");
119
120
       if (!mnemonic)
121
```

```
return;
122
123
       printf("Parsed Instruction: %s %s %s %s\n", mnemonic,
124
               arg1 ? arg1 : "-", arg2 ? arg2 : "-", arg3 ? arg3 : "-");
126
       encodeInstruction(mnemonic, arg1, arg2, arg3);
127
128
129
  void readFile() {
130
       FILE *file = fopen("dummy_instructions.txt", "r");
131
       if (!file) {
132
           perror("Could not open file");
133
134
135
       char line[MAX_LINE_LENGTH];
136
       while (fgets(line, sizeof(line), file)) {
137
           parseInstruction(line);
139
140
       fclose(file);
141
142
```

Listing 9: parser.c: Parser Implementation