

**Faculty of Media Engineering and Technology**  
Computer Systems Architecture – CSEN 601  
Spring 2025

# Project Report

Team Number: 26

Package Number and Name: Package 2 – “Fillet-O-Neumann with moves on the side”

Team Members:

Mennatallah Mohamed Gharieb – [58-10109] – [T 11]

Hoor Haytham Anas Mohamed – [58-10710] – [T 9]

Mariam Mohamed Barakat – [58-9679] – [T 10]

Nada Selim – [58-17829] – [T 22]

Rokia Houssam – [58-15838] – [T 22]

Aeisha Khalifa – [58-12534] – [T 22]

Rahma Issa – [58-9381] – [T 11]

Date: May 19, 2025

For: Review of CPU Simulator Implementation

# Contents

<b>1</b>	<b>Introduction</b>	<b>2</b>
<b>2</b>	<b>Codebase Overview</b>	<b>2</b>
<b>3</b>	<b>File Structure</b>	<b>2</b>
<b>4</b>	<b>Key Components</b>	<b>3</b>
4.1	Instruction Set Architecture (ISA)	3
4.2	Hardware Definitions	3
4.3	Pipeline Stages	3
4.4	Data Structures	4
<b>5</b>	<b>Detailed Functionality</b>	<b>4</b>
5.1	Parser (parser.c, parser.h)	4
5.2	Hardware (hardware.c, hardware.h)	4
5.3	Datapath (datapath.c, datapath.h)	4
5.4	Executor (executor.c, executor.h)	5
5.5	Main (main.c)	5
<b>6</b>	<b>Pipeline Execution Flow</b>	<b>5</b>
<b>7</b>	<b>Key Features</b>	<b>5</b>
<b>8</b>	<b>Limitations and Potential Improvements</b>	<b>5</b>
<b>9</b>	<b>Conclusion</b>	<b>6</b>
<b>A</b>	<b>Source Code</b>	<b>6</b>
A.1	hardware.h	6
A.2	hardware.c	6
A.3	datapath.h	6
A.4	datapath.c	8
A.5	executor.h	16
A.6	executor.c	16
A.7	main.c	20
A.8	parser.h	20
A.9	parser.c	21

# 1 Introduction

This report provides a comprehensive overview of a pipelined CPU simulator implemented in C, designed to execute instructions from a custom instruction set architecture (ISA). The codebase models a five-stage pipeline (Fetch, Decode, Execute, Memory, Writeback) and supports R-type, I-type, and J-type instructions. The simulator reads instructions from a text file, encodes them into a 32-bit binary format, and executes them in a pipelined manner, handling control hazards and arithmetic flags.

The report is structured to detail the codebase's purpose, file organization, key components, functionality, and areas for improvement. The complete source code is included in Appendix A for reference. This document serves as a technical reference for developers, educators, or researchers analyzing the simulator.

## 2 Codebase Overview

The CPU simulator emulates a simplified processor with a custom ISA comprising 12 instructions. It features a 2048-word memory (divided into instruction and data regions), 33 registers (including a program counter), and a pipelined execution model. The primary objectives of the codebase are:

- To parse and encode instructions from a text file.
- To execute instructions through a five-stage pipeline.
- To manage control hazards (e.g., jumps) via instruction dropping.
- To track arithmetic flags (carry, overflow) for operations like addition and multiplication.

The simulator is modular, with distinct files handling parsing, hardware definitions, pipeline stages, and execution control.

## 3 File Structure

The codebase is organized into several files, each with a specific role. The complete source code for these files is provided in Appendix A:

- **parser.c, parser.h:** Parses instructions from `dummy_instructions.txt` and encodes them into 32-bit binary format.
- **hardware.c, hardware.h:** Defines memory (2048 words), registers (33), and counters for instruction and data storage.
- **datapath.c, datapath.h:** Implements the pipeline stages (Fetch, Decode, Execute, Memory, Writeback) and instruction execution logic.
- **executor.c, executor.h:** Manages pipelined execution across clock cycles, handling instruction tracking and dropping.
- **main.c:** Entry point; initiates pipeline execution and prints final register and memory states.

## 4 Key Components

### 4.1 Instruction Set Architecture (ISA)

The ISA includes 12 instructions, categorized into three types:

- **R-type:** Register-based (e.g., ADD, SUB, MUL, AND, LSL, LSR).
- **I-type:** Immediate-based (e.g., MOVI, JEQ, XORI, MOVR, MOVM).
- **J-type:** Jump-based (e.g., JMP).

Each instruction is encoded as a 32-bit word with the following formats:

- **R-type:** [opcode:4] [r1:5] [r2:5] [r3:5] [shamt:13]
- **I-type:** [opcode:4] [r1:5] [r2:5] [immediate:18]
- **J-type:** [opcode:4] [address:28]

The instruction set is defined in `parser.c` with opcodes ranging from 0 (ADD) to 11 (MOVM).

### 4.2 Hardware Definitions

The hardware configuration is defined in `hardware.c` and `hardware.h`:

- **Memory:** `memory[2048]` stores instructions (0–1023) and data (1024–2047).
- **Registers:** `reg_array[33]` includes:
  - R0: Zero register (read-only).
  - R1--R31: General-purpose registers.
  - R32: Program Counter (PC).
- **Counters:**
  - `memoryInstructionCounter`: Tracks loaded instructions.
  - `memoryDataCounter`: Fixed at 1024 for data offset.

### 4.3 Pipeline Stages

The simulator implements a five-stage pipeline, with some stages split into two cycles:

1. **Fetch:** Retrieves instruction from `memory[PC]`, increments PC.
2. **Decode:**
  - **Cycle 1:** Extracts opcode, registers, immediate, and address.
  - **Cycle 2:** Assigns instruction type (R, I, J).
3. **Execute:**
  - **Cycle 1:** Validates instruction and extracts opcode.
  - **Cycle 2:** Performs operations (e.g., ADD, JMP).
4. **Memory:** Handles read (MOVR) or write (MOVM) operations.
5. **Writeback:** Writes results to registers.

## 4.4 Data Structures

Key data structures include:

- **decodedInstruction**: Stores decoded instruction details (opcode, registers, etc.).
- **mem\_reg\_destinationInfo**: Represents execution or memory operation results (type, index, value).
- **storeOutput**: Tracks instruction state across pipeline stages.
- **InstructionInfo**: Maps mnemonics to opcodes and types for parsing.

## 5 Detailed Functionality

### 5.1 Parser (`parser.c`, `parser.h`)

- **readFile()**: Reads `dummy_instructions.txt` and parses each line.
- **parseInstruction()**: Tokenizes lines into mnemonic and arguments (e.g., “ADD R1 R2 R3”).
- **encodeInstruction()**: Converts instructions to 32-bit binary, handling two’s complement for negative immediates.
- Stores encoded instructions in `memory[0--1023]`.

### 5.2 Hardware (`hardware.c`, `hardware.h`)

- Initializes `memory[2048]` to zero, with `memoryDataCounter` set to 1024.
- Defines `reg_array[33]` for registers and PC.
- Includes a redundant R0 variable (not used, as `reg_array[0]` is managed directly).

### 5.3 Datapath (`datapath.c`, `datapath.h`)

- **Fetch**: Validates PC and retrieves instructions.
- **Decode**: Extracts fields using bit shifts and assigns types.
- **Execute**: Implements instructions (e.g., ADD sets carry/overflow flags, JEQ/JMP update PC).
- **Memory**: Reads/writes data for MOVR/MOVM.
- **Writeback**: Updates registers (skips R0, R32).
- **Flags**:
  - **flag**: Triggers instruction dropping for jumps.
  - **carry\_flag**: Set for unsigned overflow/borrow.
  - **overflow\_flag**: Set for signed arithmetic overflow.

## 5.4 Executor (`executor.c`, `executor.h`)

- **pipelineExecution()**: Manages pipeline execution:
  - **Odd cycles**: Fetch, Decode Cycle 2, Execute Cycle 2, Writeback.
  - **Even cycles**: Decode Cycle 1, Execute Cycle 1, Memory.
- Tracks instructions in `storeOutput` array, handling dropping for jumps.
- Terminates when all instructions are completed or dropped.

## 5.5 Main (`main.c`)

- Initiates `pipelineExecution()`.
- Prints final register and memory states (`memory[1024–1099]`).
- Includes commented-out test functions for overflow/carry flags.

# 6 Pipeline Execution Flow

1. **Initialization**: Loads instructions via `readFile()`, resets flags.
2. **Clock Cycles**:
  - **Odd**: Fetch new instructions, process later stages, drop instructions if `flag` is set.
  - **Even**: Process early stages, update `dropFlagCount` to reset `flag`.
3. **Termination**: Stops when all instructions are processed.

# 7 Key Features

- **Instruction Dropping**: Handles control hazards (JEQ, JMP) by dropping in-flight instructions for two cycles.
- **Sign Extension**: Extends 18-bit immediates to 32 bits using two's complement.
- **Arithmetic Flags**: Tracks carry and overflow for ADD, SUB, MUL.
- **Modular Design**: Separates parsing, hardware, datapath, and execution logic.

# 8 Limitations and Potential Improvements

- **Error Handling**: Limited validation for invalid instructions or memory accesses.
  - *Improvement*: Add robust checks in `parser.c` and `datapath.c`.
- **Pipeline Hazards**: No support for data hazards.
  - *Improvement*: Implement forwarding or stalling mechanisms.
- **Redundant Code**: R0 variable and commented test functions.
  - *Improvement*: Remove R0, integrate tests into a testing framework.
- **Documentation**: Sparse inline comments.
  - *Improvement*: Add detailed comments for complex logic (e.g., flag handling).

## 9 Conclusion

The pipelined CPU simulator is a robust educational tool for studying CPU architecture and pipeline execution. Its modular design, clear ISA, and effective handling of control hazards make it suitable for academic or developmental use. Addressing limitations such as error handling and hazard management could enhance its reliability and functionality. This codebase serves as a valuable resource for understanding the intricacies of CPU design and instruction execution.

## A Source Code

### A.1 hardware.h

```
1 #ifndef HARDWARE_H
2 #define HARDWARE_H
3
4 // Memory size and register count constants
5 #define MEMORY_SIZE 2048
6 #define REGISTER_COUNT 33
7
8 // External memory and register declarations
9 extern int memory[MEMORY_SIZE]; // -01023: instructions, -10242047: data
10 extern int memoryInstructionCounter; // starts at 0 till 1023: counter for
    storing instructions
11 extern int memoryDataCounter; //starts at 1024: counter for storing data
12 extern int reg_array[REGISTER_COUNT]; // 0: R0, -131: -R1R31, 32: PC
13
14 #endif // HARDWARE_H
```

Listing 1: hardware.h: Hardware Definitions

### A.2 hardware.c

```
1 #include "stdio.h"
2 #include "hardware.h"
3
4 int memory[MEMORY_SIZE] = {0}; // 0-1023 stores instructions.
    // 1024-2047 stores data.
5
6
7 int memoryInstructionCounter = 0; //counter for storing instructions in
    memory
8 int memoryDataCounter = 1024; //counter for storig data in memory
9
10 int reg_array[REGISTER_COUNT]; // Index 0: the zero register R0.
    // Indices 1-31: general purpose registers
    R1-R31.
11
    // Index 32: PC register.
12
13
14 int R0 = 0; //variable to store the values stored in R0 so we don't
    overwrite it.
```

Listing 2: hardware.c: Hardware Implementation

### A.3 datapath.h

```

1 #ifndef DATAPATH_H
2 #define DATAPATH_H
3
4 #include <stdbool.h>
5 #include "parser.h"
6
7 extern bool flag;
8 extern bool overflow_flag;
9 extern bool carry_flag;
10 typedef struct {
11     int shamt;    // Shift amount
12     int r3;      // Destination or third register
13     int r2;      // Second source register
14     int r1;      // First source register
15     int opcode;   // Operation code
16 } RFormat;
17
18 typedef struct {
19     int immediate; // Immediate value (can be signed)
20     int r2;        // Second register or unused for some ops
21     int r1;        // Destination register
22     int opcode;    // Operation code
23 } IFormat;
24
25 typedef struct {
26     int address;   // Jump target address
27     int opcode;    // Operation code
28 } JFormat;
29
30 typedef struct {
31     InstrType type; // Tag to identify which format is valid
32     bool isValid;
33
34     union {
35         RFormat r_format;
36         IFormat i_format;
37         JFormat j_format;
38     } format;
39 } Instruction;
40
41 typedef struct {
42     InstrType type;
43     int opcode;
44     int r1;
45     int r2;
46     int r3;
47     int shamt;
48     int immediate;
49     int address;
50     bool isValid;
51 } decodedInstruction;
52
53 typedef struct {
54     char type; // store 'M' for memory, 'R' for register, or 'B' for both
55     int index; // indicate the index of memory or reg to accessed
56     int value; // value to be stored or loc used to read from memory.
57     bool isValid; // to flag if an error occurs

```



```

58     bool dropFlag; // to flag if executing/decoding instructions need to be
        dropped due to a jmp
59 } mem_reg_destinationInfo;
60
61 int sign_extend(int value, int bits);
62
63 int fetch();
64
65 decodedInstruction decode_cycle1(int instruction);
66 decodedInstruction decode_cycle2(decodedInstruction instData);
67
68 int execute_cycle1(decodedInstruction instr);
69 mem_reg_destinationInfo execute_cycle2(int opcode, decodedInstruction instr
    );
70
71 // ----- Instruction Implementations -----
72 mem_reg_destinationInfo add(int r1, int r2, int r3);
73 mem_reg_destinationInfo sub(int r1, int r2, int r3);
74 mem_reg_destinationInfo mul(int r1, int r2, int r3);
75 mem_reg_destinationInfo movi(int r1, int imm);
76 mem_reg_destinationInfo jeq(int r1, int r2, int offset);
77 mem_reg_destinationInfo and(int r1, int r2, int r3);
78 mem_reg_destinationInfo xori(int r1, int r2, int imm);
79 mem_reg_destinationInfo jmp(int address);
80 mem_reg_destinationInfo lsl(int r1, int r2, int shamt);
81 mem_reg_destinationInfo lsr(int r1, int r2, int shamt);
82 mem_reg_destinationInfo movr(int r1, int r2, int offset);
83 mem_reg_destinationInfo movm(int r1, int r2, int offset);
84
85 // ----- Memory and Writeback -----
86 mem_reg_destinationInfo MEM(mem_reg_destinationInfo dest);
87 bool writeBack(mem_reg_destinationInfo dest);
88
89 #endif // DATAPATH_H

```

Listing 3: datapath.h: Datapath Definitions

## A.4 datapath.c

```

1 #include "stdio.h"
2 #include "stdbool.h"
3 #include "datapath.h"
4 #include "hardware.h"
5 #include <stdint.h> // for int64_t, INT32_MAX, INT32_MIN
6 #include <limits.h> // for INT32_MAX, INT32_MIN
7
8 bool flag = false;
9 int dropFlagCount = 0;
10 bool carry_flag = false;
11 bool overflow_flag = false;
12
13 int sign_extend(int value, int bits) {
14     int mask = 1 << (bits - 1); // Gets the sign bit (e.g. bit 17
        for 18-bit)
15     return (value ^ mask) - mask; // Applies 'twos complement
        extension
16 }

```

```

17
18 int fetch(){
19     int pc = reg_array[32];
20
21     if(pc<0 || pc>1023 || pc >= memoryInstructionCounter){ //check that pc'
        s value is valid
22         return -1;
23     }
24
25     int instruction = memory[pc];
26
27     printf("Fetched instruction at PC=%d: 0x%08X\n\n", pc, memory[pc]);
28
29     pc++;
30     reg_array[32] = pc;
31
32     return instruction;
33 }
34
35 decodedInstruction decode_cycle1(int instruction){
36     decodedInstruction res;
37
38     if((flag && dropFlagCount < 2) || instruction == -1){
39         res.isValid = false;
40         return res;
41     }
42
43     res.opcode = (instruction >> 28) & 0xF;
44     res.r1 = (instruction >> 23) & 0x1F; // R-type & I-type instructions
45     res.r2 = (instruction >> 18) & 0x1F; // R-type & I-type instructions
46     res.r3 = (instruction >> 13) & 0x1F; // R-type instructions
47     res.shamt = instruction & 0x1FFF; // R-type instructions
48
49     int tmp = instruction & 0b1111111111111111; //18 bits
50     int signedVal = sign_extend(tmp, 18);
51
52     res.immediate = signedVal; // I-type instructions
53     res.address = instruction & 0b1111111111111111111111111111; // J-type
        instructions
54     res.isValid = true; // no error occured and the instrucion hasn't been
        dropped
55
56     return res;
57 }
58
59 decodedInstruction decode_cycle2(decodedInstruction instData){
60     int opcode = instData.opcode;
61
62     if((flag && dropFlagCount ==2) || instData.isValid == false){
63         return instData;
64     }
65
66     switch(opcode){
67         case 0b0000: //ADD
68             instData.type = R_TYPE;
69             break;
70         case 0b0001: //SUB
71             instData.type = R_TYPE;

```

```

72         break;
73     case 0b0010: //MUL
74         instData.type = R_TYPE;
75         break;
76     case 0b0011: //MOVI
77         instData.type = I_TYPE;
78         instData.r2 = 0;
79         break;
80     case 0b0100: //JEQ
81         instData.type = I_TYPE;
82         break;
83     case 0b0101: //AND
84         instData.type = R_TYPE;
85         break;
86     case 0b0110: //XORI
87         instData.type = I_TYPE;
88         break;
89     case 0b0111: //JMP
90         instData.type = J_TYPE;
91         break;
92     case 0b1000: //LSL
93         instData.type = R_TYPE;
94         break;
95     case 0b1001: //LSR
96         instData.type = R_TYPE;
97         break;
98     case 0b1010: //MOVR
99         instData.type = I_TYPE;
100        break;
101    case 0b1011: //MOVM
102        instData.type = I_TYPE;
103        break;
104    default: // for invalid instructions
105        printf("An error occurred in decode_cycle2!");
106        instData.isValid = false;
107    }
108
109    return instData;
110 }
111
112 int execute_cycle1(decodedInstruction instr){
113     if((flag && dropFlagCount < 2) || instr.isValid == false){
114         return -1;
115     }
116
117     return instr.opcode;
118 }
119
120 mem_reg_destinationInfo execute_cycle2(int opcode, decodedInstruction instr
121 ){
122     mem_reg_destinationInfo res;
123
124     if((flag && dropFlagCount == 2) || opcode == -1){
125         printf("entered null. flag = %s, opcode = %d \n", flag ? "true" : "
126             false", opcode);
127         res.isValid = false;
128         res.dropFlag = false;
129         return res;

```

```

128     }
129
130     if (opcode < 0 || opcode > 11) {
131         printf("ERROR: Invalid opcode in execute_cycle2: %d\n", opcode);
132         res.isValid = false;
133         return res;
134     }
135
136     carry_flag = false;
137     overflow_flag = false;
138
139     switch (opcode) {
140     case 0b0000: //ADD
141         res = add(instr.r1, instr.r2, instr.r3);
142         break;
143     case 0b0001: //SUB
144         res = sub(instr.r1, instr.r2, instr.r3);
145         break;
146     case 0b0010: //MUL
147         res = mul(instr.r1, instr.r2, instr.r3);
148         break;
149     case 0b0011: //MOVI
150         res = movi(instr.r1, instr.immediate);
151         break;
152     case 0b0100: //JEQ
153         res = jeq(instr.r1, instr.r2, instr.immediate);
154         break;
155     case 0b0105: //AND
156         res = and(instr.r1, instr.r2, instr.r3);
157         break;
158     case 0b0110: //XORI
159         res = xori(instr.r1, instr.r2, instr.immediate);
160         break;
161     case 0b0111: //JMP
162         res = jmp(instr.address);
163         break;
164     case 0b1000: //LSL
165         res = lsl(instr.r1, instr.r2, instr.shamt);
166         break;
167     case 0b1001: //LSR
168         res = lsr(instr.r1, instr.r2, instr.shamt);
169         break;
170     case 0b1010: //MOVR
171         res = movr(instr.r1, instr.r2, instr.immediate);
172         break;
173     case 0b1011: //MOVM
174         res = movm(instr.r1, instr.r2, instr.immediate);
175         break;
176     }
177
178     return res;
179 }
180
181 mem_reg_destinationInfo add(int r1, int r2, int r3) {
182     int32_t a = reg_array[r2];
183     int32_t b = reg_array[r3];
184
185     // Use 64-bit to capture overflow bit

```

```

186 int64_t signed_result = (int64_t)a + (int64_t)b;
187 uint64_t unsigned_result = (uint64_t)(uint32_t)a + (uint64_t)(uint32_t)
    b;
188
189 // Carry: check bit 32 (for 32-bit unsigned)
190 carry_flag = (unsigned_result >> 32) & 1;
191
192 // Overflow: XOR of carry-in to MSB and carry-out of MSB
193 int sign_a = (a >> 31) & 1;
194 int sign_b = (b >> 31) & 1;
195 int sign_res = (int32_t)signed_result >> 31 & 1;
196
197 overflow_flag = (sign_a == sign_b && sign_a != sign_res);
198
199 mem_reg_destinationInfo res;
200 res.type = 'R';
201 res.index = r1;
202 res.value = (int32_t) signed_result; // Truncate to 32-bit
203 res.isValid = true;
204 res.dropFlag = false;
205
206 printf("ADD: a=%d, b=%d, result=%d | carry=%d, overflow=%d\n", a, b,
    res.value, carry_flag, overflow_flag);
207
208 return res;
209 }
210
211 mem_reg_destinationInfo sub(int r1, int r2, int r3) {
212     int32_t a = reg_array[r2];
213     int32_t b = reg_array[r3];
214
215     int64_t signed_result = (int64_t)a - (int64_t)b;
216     uint64_t unsigned_result = (uint64_t)(uint32_t)a - (uint64_t)(uint32_t)
        b;
217
218     // Carry (unsigned borrow): if a < b
219     carry_flag = (uint32_t)a < (uint32_t)b;
220
221     // Overflow: a and b have opposite signs, and result sign is different
        from a
222     int sign_a = (a >> 31) & 1;
223     int sign_b = (b >> 31) & 1;
224     int sign_res = (int32_t)signed_result >> 31 & 1;
225
226     overflow_flag = (sign_a != sign_b && sign_a != sign_res);
227
228     mem_reg_destinationInfo res;
229     res.type = 'R';
230     res.index = r1;
231     res.value = (int32_t) signed_result;
232     res.isValid = true;
233     res.dropFlag = false;
234
235     printf("SUB: a=%d, b=%d, result=%d | carry=%d, overflow=%d\n", a, b,
        res.value, carry_flag, overflow_flag);
236
237     return res;
238 }

```

```

239
240 mem_reg_destinationInfo mul(int r1, int r2, int r3) {
241     int32_t a = reg_array[r2];
242     int32_t b = reg_array[r3];
243
244     int64_t wide_result = (int64_t)a * (int64_t)b;
245
246     // Overflow: if result doesn't fit in 32-bit signed range
247     overflow_flag = (wide_result > INT32_MAX || wide_result < INT32_MIN);
248     carry_flag = false; // Carry flag is undefined in signed MUL
249
250     mem_reg_destinationInfo res;
251     res.type = 'R';
252     res.index = r1;
253     res.value = (int32_t) wide_result; // Truncate
254     res.isValid = true;
255     res.dropFlag = false;
256
257     printf("MUL: a=%d, b=%d, result=%d | overflow=%d\n", a, b, res.value,
258           overflow_flag);
259
260     return res;
261 }
262
263 mem_reg_destinationInfo movi(int r1, int imm) {
264     mem_reg_destinationInfo res;
265     res.type = 'R';
266     res.index = r1;
267     res.value = imm;
268     res.isValid = true;
269     res.dropFlag = false;
270
271     return res;
272 }
273
274 mem_reg_destinationInfo jeq(int r1, int r2, int offset) {
275     mem_reg_destinationInfo res;
276
277     if (reg_array[r1] == reg_array[r2]) {
278         reg_array[32] = offset + reg_array[32];
279         printf("    REG: PC --> %d\n", reg_array[32]);
280         res.index = 32;
281         res.isValid = true;
282         flag = true;
283     } else{
284         res.isValid = false;
285         res.dropFlag = false;
286     }
287
288     return res;
289 }
290
291 mem_reg_destinationInfo and(int r1, int r2, int r3) {
292     mem_reg_destinationInfo res;
293     res.type = 'R';
294     res.index = r1;
295     res.value = reg_array[r2] & reg_array[r3];
296     res.isValid = true;

```

```

296     res.dropFlag = false;
297
298     return res;
299 }
300
301 mem_reg_destinationInfo xori(int r1, int r2, int imm) {
302     mem_reg_destinationInfo res;
303     res.type = 'R';
304     res.index = r1;
305     res.value = reg_array[r2] ^ imm;
306     res.isValid = true;
307     res.dropFlag = false;
308
309     return res;
310 }
311
312 mem_reg_destinationInfo jmp(int address) {
313     mem_reg_destinationInfo res;
314     reg_array[32] = address;
315     printf("    REG: PC --> %d\n", reg_array[32]);
316     res.index = 32;
317     res.isValid = true;
318     flag = true;
319     return res;
320 }
321
322 mem_reg_destinationInfo lsl(int r1, int r2, int shamt) {
323     mem_reg_destinationInfo res;
324     res.type = 'R';
325     res.index = r1;
326     res.value = reg_array[r2] << shamt;
327     res.isValid = true;
328     res.dropFlag = false;
329
330     return res;
331 }
332
333 mem_reg_destinationInfo lsr(int r1, int r2, int shamt) {
334     mem_reg_destinationInfo res;
335     res.type = 'R';
336     res.index = r1;
337     res.value = reg_array[r2] >> shamt;
338     res.isValid = true;
339     res.dropFlag = false;
340
341     return res;
342 }
343
344 mem_reg_destinationInfo movr(int r1, int r2, int offset) {
345     int addr = reg_array[r2] + offset;
346
347     mem_reg_destinationInfo res;
348     res.type = 'B';
349     res.index = r1;
350     res.value = addr; // overwrite the value for the address in the memory
                        // function to get memory[addr]
351     res.isValid = true;
352     res.dropFlag = false;

```

```

353
354     return res;
355 }
356
357 mem_reg_destinationInfo movm(int r1, int r2, int offset) {
358     int addr = reg_array[r2] + offset;
359
360     mem_reg_destinationInfo res;
361     res.type = 'M';
362     res.index = addr;
363     res.value = reg_array[r1];
364     res.isValid = true;
365     res.dropFlag = false;
366
367     return res;
368 }
369
370 mem_reg_destinationInfo MEM(mem_reg_destinationInfo dest){
371     mem_reg_destinationInfo res;
372
373     if((flag && dropFlagCount < 2) || dest.isValid == false){
374         res.isValid = false;
375         res.dropFlag = false;
376         return res;
377     }
378
379     if(dest.type == 'B'){
380         res.type = 'R';
381         res.index = dest.index;
382         res.value = memory[dest.value+memoryDataCounter];
383         printf("    Output: MEM: Read from memory[%d] = %d to be written in\n", dest.value, res.value, res.index);
384         res.isValid = true;
385         res.dropFlag = false;
386     } else if(dest.type == 'M'){
387         memory[dest.index + memoryDataCounter] = dest.value;
388         printf("    Output: MEM: Stored %d --> memory[%d]\n", dest.value, dest.index);
389         res.type = dest.type;
390         res.index = dest.index;
391         res.value = dest.type;
392         res.isValid = false;
393         res.dropFlag = false;
394     } else{
395         printf("    Output: nothing read or written into memory\n", dest.value, dest.index);
396         return dest;
397     }
398
399     return res;
400 }
401
402 bool writeBack(mem_reg_destinationInfo dest){
403     if(dest.isValid == false || dest.type != 'R'){
404         printf("    Output: REG: nothing was loaded into a register\n");
405         return false;
406     }
407     if(dest.index != 0 && dest.index != 32 && dest.type == 'R'){

```



```

408     reg_array[dest.index] = dest.value;
409 }
410
411 printf("    Output: REG: Loaded R%d --> %d\n", dest.index, dest.value);
412
413 if(dest.dropFlag == true){
414     flag = true;
415 }
416
417 return true;
418 }

```

Listing 4: datapath.c: Datapath Implementation

## A.5 executor.h

```

1 #ifndef EXECUTOR_H
2 #define EXECUTOR_H
3
4 #include "datapath.h"
5
6 extern int dropFlagCount;
7
8 typedef struct{
9     int instruction; // stores output of fetch
10    decodedInstruction d1; // stores output of decode cycle 1
11    decodedInstruction d2; // stores output of decode cycle 2
12    int opcode; // stores output of execute cycle 1
13    mem_reg_destinationInfo output; //stores output of execute cycle 2
14    mem_reg_destinationInfo mem; // stores output of memory
15    bool wb; // stores output of writeback
16    int count; // stores count of execution cycle
17    bool dropped; // true if the instruction has been dropped
18 } storeOutput;
19
20 const char* instrTypeToStr(InstrType type);
21
22 // Function to start pipeline execution
23 void pipelineExecution();
24
25 #endif // EXECUTOR_H

```

Listing 5: executor.h: Executor Definitions

## A.6 executor.c

```

1 #include "stdio.h"
2 #include "stdbool.h"
3 #include "executor.h"
4 #include "datapath.h"
5 #include "hardware.h"
6
7 const char* instrTypeToStr(InstrType type) {
8     switch (type) {
9         case R_TYPE: return "R_TYPE";
10        case I_TYPE: return "I_TYPE";

```

```

11         case J_TYPE: return "J_TYPE";
12         default: return "UNKNOWN";
13     }
14 }
15
16 void pipelineExecution(){
17     int clk = 1;
18     flag = false;
19     readFile();
20
21     storeOutput instArray[1024];
22     int instArrayPointer = 0;
23     int stopCount = 0;
24
25     do {
26         printf("\n");
27         printf("----- clk cycle = %d ----- \n", clk)
28         ;
29         printf("\n");
30
31         if(clk % 2 != 0){
32             int fetchOutput = fetch();
33
34             if(fetchOutput != -1){
35                 storeOutput tmp = {0};
36                 tmp.instruction = fetchOutput;
37                 tmp.count = 1;
38                 instArray[instArrayPointer++] = tmp;
39             }
40
41             if(flag){
42                 for(int j=0; j<instArrayPointer; j++){
43                     storeOutput tmp2 = instArray[j];
44                     if(flag && tmp2.count != 6 && tmp2.instruction !=
45                         fetchOutput && tmp2.count != 7 && tmp2.dropped ==
46                         false){
47                         printf("Instruction 0x%08X has been dropped\n", tmp2
48                             .instruction);
49                         stopCount++;
50                         tmp2.dropped = true;
51                     }
52                     instArray[j] = tmp2;
53                 }
54             }
55
56             for(int i=0; i<instArrayPointer; i++){
57                 storeOutput tmp2 = instArray[i];
58                 if(tmp2.count != 7 && tmp2.dropped == false){
59                     if(tmp2.count == 2){
60                         printf("Instruction 0x%08X going through decode
61                             cycle 2\n", tmp2.instruction);
62                         printf("    Decode cycle 2 input variable:\n
63                             opcode = %d, r1 = %d, r2 = %d, r3 = %d, shamt =
64                             %d, immediate = %d, address = %d\n", tmp2.d1.
65                             opcode, tmp2.d1.r1, tmp2.d1.r2, tmp2.d1.r3, tmp2
66                             .d1.shamt, tmp2.d1.immediate, tmp2.d1.address);
67                         tmp2.d2 = decode_cycle2(tmp2.d1);
68                     }
69                 }
70             }
71         }
72         clk++;
73     } while (1);
74 }

```

```

59         printf("    Output: type = %s\n", instrTypeToStr(
60             tmp2.d2.type));
61         tmp2.count++;
62     } else if(tmp2.count == 4){
63         printf("Instruction 0x%08X going through execute
        cycle 2\n", tmp2.instruction);
64         printf("    Execute cycle 2 input variable:\n
        opcode = %d, r1 = %d, r2 = %d, r3 = %d, shamt =
        %d, immediate = %d, address = %d, type = %s\n",
        tmp2.d2.opcode, tmp2.d2.r1, tmp2.d2.r2, tmp2.d2.
        r3, tmp2.d2.shamt, tmp2.d2.immediate, tmp2.d2.
        address, instrTypeToStr(tmp2.d2.type));
65         tmp2.output = execute_cycle2(tmp2.opcode, tmp2.d2);
66         if(tmp2.output.type == 'R'){
67             printf("    Output: value %d will be written in
        register %d\n", tmp2.output.value, tmp2.
        output.index);
68         } else if(tmp2.output.type == 'M'){
69             printf("    Output: value %d will be written in
        memory at location %d\n", tmp2.output.value
        , tmp2.output.index);
70         } else{
71             printf("    Output: value to be written in
        register %d will be read from memory
        location %d\n", tmp2.output.index, tmp2.
        output.value);
72         }
73         if(flag){
74             dropFlagCount++;
75         }
76         tmp2.count++;
77     } else if(tmp2.count == 6){
78         printf("Instruction 0x%08X going through write back
        \n", tmp2.instruction);
79         if(tmp2.mem.type == 'R'){
80             printf("    Write back input: value %d will be
        written into register %d\n", tmp2.mem.value,
        tmp2.mem.index);
81         } else{
82             printf("    Write back input: nothing will be
        written into a register\n");
83         }
84         tmp2.wb = writeBack(tmp2.mem);
85         printf("    Instruction 0x%08X finished execution\n
        ");
86         tmp2.count++;
87         stopCount++;
88     }
89     instArray[i] = tmp2;
90 }
91
92 } else{
93     if(flag && dropFlagCount == 2){
94         flag = false;
95         dropFlagCount = 0;
96     } else if(dropFlagCount == 1){
97         dropFlagCount++;

```

```

98     }
99     for(int i=0; i<instArrayPointer; i++){
100         storeOutput tmp2 = instArray[i];
101
102         if(tmp2.count != 7 && tmp2.dropped == false){
103             if(tmp2.count == 1){
104                 printf("Instruction 0x%08X going through decode
105                     cycle 1\n", tmp2.instruction);
106                 printf("    Decode cycle 1 input variable: \n
107                     instruction = 0x%08x\n", tmp2.instruction);
108                 tmp2.d1 = decode_cycle1(tmp2.instruction);
109                 tmp2.count = tmp2.count + 1;
110                 printf("    Output variables: opcode = %d, r1 = %d,
111                     r2 = %d, r3 = %d, shamt = %d, immediate = %d,
112                     address = %d \n", tmp2.d1.opcode, tmp2.d1.r1,
113                     tmp2.d1.r2, tmp2.d1.r3, tmp2.d1.shamt, tmp2.d1.
114                     immediate, tmp2.d1.address);
115             } else if(tmp2.count == 3){
116                 printf("Instruction 0x%08X going through execute
117                     cycle 1\n", tmp2.instruction);
118                 printf("    Execute cycle 1 input variables: \n
119                     type = %s\n", instrTypeToStr(tmp2.d2.type));
120                 tmp2.opcode = execute_cycle1(tmp2.d2);
121                 printf("    Output: opcode = %d\n", tmp2.opcode);
122                 tmp2.count++;
123             } else if(tmp2.count == 5){
124                 printf("Instruction 0x%08X going through memory
125                     read or write\n", tmp2.instruction);
126                 if(tmp2.output.type == 'M'){
127                     printf("    Memory read or write input:\n
128                         value %d to be stored in memory at location
129                         %d\n", tmp2.output.value, tmp2.output.index)
130                     ;
131                 } else if(tmp2.output.type == 'B'){
132                     printf("    Memory read or write input:\n
133                         value to be stored in register %d to be read
134                         from memory at location %d\n", tmp2.output.
135                         index , tmp2.output.value);
136                 } else{
137                     printf("    Memory read or write input: nothing
138                         will be read or written in memory\n");
139                 }
140
141                 tmp2.mem = MEM(tmp2.output);
142                 tmp2.count++;
143             }
144         }
145
146         instArray[i] = tmp2;
147     }
148 }
149
150     clk++;
151 } while (stopCount < instArrayPointer);
152
153 printf("\n");
154 printf("Pipeline finished execution at clk cycle %d\n", clk-1);
155 }

```

## A.7 main.c

```

1 #include <stdio.h>
2 #include <stdbool.h>
3 #include "datapath.h"
4 #include "hardware.h"
5 #include "executor.h"
6 #include <stdint.h> // For fixed-width types like int32_t
7 #include <limits.h> // This is what you need for INT32_MAX, INT32_MIN,
   and UINT32_MAX
8
9 void print_registers() {
10     printf("=== Registers ===\n");
11     for (int i = 0; i < 32; i++) {
12         printf("R[%d] = %d\n", i, reg_array[i]);
13     }
14     printf("PC = %d\n", reg_array[32]);
15 }
16
17 void print_memory() {
18     printf("\n=== Memory [1024+] ===\n");
19     for (int i = 1024; i < memoryDataCounter; i++) {
20         printf("mem[%d]=%d  ", i, memory[i]);
21         if ((i - 1024 + 1) % 5 == 0) // Print 5 memory cells per line
22             printf("\n");
23     }
24     printf("\n");
25 }
26
27 int main(){
28     pipelineExecution();
29
30     // Results
31     printf("\n=== Registers ===\n");
32     for (int i = 0; i < 32; i++)
33         printf("R[%d] = %d\n", i, reg_array[i]);
34     printf("PC = %d\n", reg_array[32]);
35
36     printf("\n=== Memory [1024+] ===\n");
37     for (int i = 1024; i < 1100; i++)
38         printf("mem[%d] = %d\n", i, memory[i]);
39
40     return 0;
41 }

```

Listing 7: main.c: Main Program

## A.8 parser.h

```

1 #ifndef PARSER_H
2 #define PARSER_H
3
4 #include <stdio.h>

```

```

5
6 #define MAX_LINE_LENGTH 100
7
8 // Opcode enumeration
9 typedef enum {
10     ADD = 0,
11     SUB,
12     MUL,
13     MOVI,
14     JEQ,
15     AND,
16     XORI,
17     JMP,
18     LSL,
19     LSR,
20     MOVR,
21     MOVM
22 } Opcode;
23
24 // Instruction type enumeration
25 typedef enum {
26     R_TYPE,
27     I_TYPE,
28     J_TYPE
29 } InstrType;
30
31 // Instruction structure
32 typedef struct {
33     char mnemonic[6];
34     Opcode opcode;
35     InstrType type;
36 } InstructionInfo;
37
38 // Function declarations
39 Opcode getOpcode(const char *mnemonic);
40 InstrType getInstrType(const char *mnemonic);
41 void intToBinary(int value, int bits, char *output);
42 int getRegisterNumber(const char *reg);
43 void encodeInstruction(const char *mnemonic, char *arg1, char *arg2, char *
    arg3);
44 void parseInstruction(char *line);
45 void readFile();
46
47 #endif // PARSER_H

```

Listing 8: parser.h: Parser Definitions

## A.9 parser.c

```

1 #include <stdio.h>
2 #include <stdlib.h>
3 #include <string.h>
4 #include "parser.h"
5 #include "hardware.h"
6
7 InstructionInfo instructionSet[] = {
8     {"ADD", ADD, R_TYPE},

```

```

9      {"SUB", SUB, R_TYPE},
10     {"MUL", MUL, R_TYPE},
11     {"MOVI", MOVI, I_TYPE},
12     {"JEQ", JEQ, I_TYPE},
13     {"AND", AND, R_TYPE},
14     {"XORI", XORI, I_TYPE},
15     {"JMP", JMP, J_TYPE},
16     {"LSL", LSL, R_TYPE},
17     {"LSR", LSR, R_TYPE},
18     {"MOVR", MOVR, I_TYPE},
19     {"MOVM", MOVM, I_TYPE}
20 };
21
22 Opcode getOpcode(const char *mnemonic) {
23     for (int i = 0; i < 12; i++) {
24         if (strcmp(mnemonic, instructionSet[i].mnemonic) == 0)
25             return instructionSet[i].opcode;
26     }
27     return -1;
28 }
29
30 InstrType getInstrType(const char *mnemonic) {
31     for (int i = 0; i < 12; i++) {
32         if (strcmp(mnemonic, instructionSet[i].mnemonic) == 0)
33             return instructionSet[i].type;
34     }
35     return -1;
36 }
37
38 void intToBinary(int value, int bits, char *output) {
39     output[bits] = '\0';
40     for (int i = bits - 1; i >= 0; i--) {
41         output[i] = (value & 1) + '0';
42         value >>= 1;
43     }
44 }
45
46 int getRegisterNumber(const char *reg) {
47     if (reg[0] == 'R')
48         return atoi(reg + 1);
49     return 0;
50 }
51
52 int binaryStringToInt(const char *binary) {
53     int result = 0;
54     while (*binary != '\0') {
55         result = (result << 1) | (*binary - '0');
56         binary++;
57     }
58     return result;
59 }
60
61 void encodeInstruction(const char *mnemonic, char *arg1, char *arg2, char *
arg3) {
62     char binary[33]; // 32 bits + null terminator
63     Opcode opcode = getOpcode(mnemonic);
64     InstrType type = getInstrType(mnemonic);
65

```

```

66     char opBin[5], r1Bin[6], r2Bin[6], r3Bin[6], shamtBin[14], immBin[19],
        addrBin[29];
67
68     intToBinary(opcode, 4, opBin);
69
70     if (type == R_TYPE) {
71         intToBinary(getRegisterNumber(arg1), 5, r1Bin);
72         intToBinary(getRegisterNumber(arg2), 5, r2Bin);
73         intToBinary(getRegisterNumber(arg3), 5, r3Bin);
74
75         if (strcmp(mnemonic, "LSL") == 0 || strcmp(mnemonic, "LSR") == 0)
76             intToBinary(atoi(arg3), 13, shamtBin);
77         else
78             intToBinary(0, 13, shamtBin);
79
80         sprintf(binary, "%s%s%s%s%s", opBin, r1Bin, r2Bin, r3Bin, shamtBin)
            ;
81     }
82
83     else if (type == I_TYPE) {
84         intToBinary(getRegisterNumber(arg1), 5, r1Bin);
85         int imm;
86         if (arg3 == NULL) {
87             intToBinary(0, 5, r2Bin); // For MOVI
88             imm = atoi(arg2);
89         } else {
90             intToBinary(getRegisterNumber(arg2), 5, r2Bin);
91             imm = atoi(arg3);
92         }
93
94         if (imm < 0)
95             imm = (1 << 18) + imm; // Two's complement for negative numbers
96
97         intToBinary(imm, 18, immBin);
98         sprintf(binary, "%s%s%s%s", opBin, r1Bin, r2Bin, immBin);
99     }
100
101     else if (type == J_TYPE) {
102         int addr = atoi(arg1);
103         if (addr < 0)
104             addr = (1 << 28) + addr;
105
106         intToBinary(addr, 28, addrBin);
107         sprintf(binary, "%s%s", opBin, addrBin);
108     }
109
110     printf("Binary Encoding: %s\n", binary);
111
112     memory[memoryInstructionCounter++] = binaryStringToInt(binary);
113 }
114
115 void parseInstruction(char *line) {
116     char *mnemonic = strtok(line, " \n");
117     char *arg1 = strtok(NULL, " \n");
118     char *arg2 = strtok(NULL, " \n");
119     char *arg3 = strtok(NULL, " \n");
120
121     if (!mnemonic)

```



```

122         return;
123
124     printf("Parsed Instruction: %s %s %s %s\n", mnemonic,
125           arg1 ? arg1 : "-", arg2 ? arg2 : "-", arg3 ? arg3 : "-");
126
127     encodeInstruction(mnemonic, arg1, arg2, arg3);
128 }
129
130 void readFile() {
131     FILE *file = fopen("dummy_instructions.txt", "r");
132     if (!file) {
133         perror("Could not open file");
134     }
135
136     char line[MAX_LINE_LENGTH];
137     while (fgets(line, sizeof(line), file)) {
138         parseInstruction(line);
139     }
140
141     fclose(file);
142 }

```

Listing 9: parser.c: Parser Implementation