# 系統晶片設計 SoC Design

LAB3


姓名:郭紘碩

學號:311512065

# - · Block Diagram

這次實驗需要用到兩種傳輸介面來完成 FIR 的運算,其中 FIR 係數使用 axi\_lite 傳輸到 tap\_RAM,而輸入資料因數量較多則使用 axi\_stream 進行傳輸。在 fir 的一開始會由 fir\_tb 確認是否為 ap\_idle,若是則開始傳遞係數,並且在傳遞完成後將 tap\_RAM 內容讀取一遍確認。

接著開始 ap\_start 狀態,並且開始寫進 input 到 data\_ram,其中 fir 有個 counter 來計算 input 數量,當 input 到達 11 個後會開始第一次 fir\_calc,再來會將最舊的 input 藉由 shift 來更新成下一組 11 個 input,當最後一個 input 進入 fir\_calc 同時便換到 ap\_done 狀態,在完成所有 fir 運算的輸出後,又再回到 ap\_idle 狀態等待下一次的資料進入。



# 二、 Discribe operatin

#### Fir coefficient to tap\_RAM

在 fir 的一開始會檢查是否在 ap\_idle 狀態 , 如果是就開始準備接收 fir 係數 ,此時會先需要一個寫入地址 ,因此 awready 會升起直到 awvalid 帶著一個地址出現,接著會利用這個地址來寫入tap\_RAM ,同時要寫入該地址的資料應該準備好了 ,其 wvalid 會為1,當 fir 檢測到 wvalid 為1則會將 wready 變 1,如此一來便成功寫入一筆資料進 tap\_RAM ,

#### Accessing tap\_RAM and data\_RAM to compute

當 tap\_RAM 和 data\_RAM 都存滿資料後,會由輸入的 awaddr 大小判斷 araddr\_map 和 awaddr\_map,對應到 tap\_RAM 的讀寫,在這邊會加入 rvalid && rready 條件來判斷 tap\_RAM 是否只執行 read 的動作,同時 data\_RAM 也會因為 araddr\_map 被設為 read,其中兩個 RAM 的資料會進到 fir\_calc 進行乘加運算,每累積 11 筆資料進去後便會輸出一個 fir 結果。

#### Ap\_done generating

當最後一筆資料透過 AXI Stream 傳輸時,sm\_tlast 會升起,同時會需要 sm\_tready 與 sm\_tvalid 來一起判斷傳輸前後的確切時間,因此當這三個訊號都為 1 時,ap\_done 也會被設為 1,表示最後一筆資料傳遞完成並進入運算。

#### Ap\_idle

每當進入 fir 時,ap\_idle 會先被設為 l,表示裝置可用,而 ap\_idle 在另一種情況下也會被設為 l,也就是當最後一筆資料傳輸,ap\_done 被設為 l,且 arvalid、rready、rvalid 都為 l 時, 代表最後一筆資料被讀取完成,則此時 fir 即將運算完成, ap\_idle 便設為 l。

## 三、Resource usage

```
28 1. Slice Logic
30
32 | Site Type | Used | Fixed | Prohibited | Available | Util% | 33 +------
34 | Slice LUTs*
                                       0 | 0 | 53200

0 | 0 | 17400

0 | 0 | 106400

0 | 0 | 106400

0 | 0 | 26600

0 | 0 | 13300
35 İ
    LUT as Logic
LUT as Memory
                                103
                                                                          0.19
                             0 |
36 I
                                                                 17400 I
                                                                          0.00
37 | Slice Registers
38 | Register as Flip Flop | 130 |
39 | Register as Latch | 67 |
                                                                          0.19
                                                                          0.12
                                                                106400 I
                                                                          0.06
                                                                          0.00
41 | F8 Muxes
                                                                 13300
42 +----
43 * Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. F
46 1.1 Summary of Registers by Type
48
50 | Total | Clock Enable | Synchronous | Asynchronous |
52 | 0
                     54 | 0
                                                  Reset |
55 | 0
57 | 0
                                                   Set |
58 | 7 |
59 | 150 |
60 | 0 |
61 | 40 |
                                                  Reset
62 +-----
63
64
65 2. Memory
66 -----
69 | Site Type | Used | Fixed | Prohibited | Available | Util% | 70 +-----
71 | Block RAM Tile | 0 | 0 | 0 | 140 |
72 | RAMB36/FIFO* | 0 | 0 |
73 | RAMB18 | 0 | 0 |
                                               0 |
                                                         140 I
                                                                 0.00
                                             0 |
                                                    280 | 0.00 |
75 * Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO30
76
78 3. DSP
79 -----
80
81 +---------
82 | Site Type | Used | Fixed | Prohibited | Available | Util% | 83 +-----
04 | DSPS | 3 | 0 | 0 |
85 | DSP48E1 only | 3 | | |
                                                         220 | 1.36 |
```

```
89 4. IO and GT Specific
  91
  92 +-----
  93 | Site Type | Used | Fixed | Prohibited | Available | Util% |
  94 +----
                                                                               125 | 254.40
  95 | Bonded IOB
                          | 318 |
                                                       0 I
                                                                     0 I
                                            0 j
  96 | Bonded IPADs
                                                                                           0.00
                                                       0 |
                                                                0 |
0 |
0 |
0 |
0 |
0 |
0 |
                                                                      0 |
                                                                             130 |
4 |
4 |
      Bonded IOPADs
                                                                                            0.00
                                                     0 |
0 |
0 |
      PHY_CONTROL
  98 İ
                                             0 |
                                                                                           0.00
  99 | PHASER REF
                                             0 I
                                                                      0 | 4 | 0 | 16 | 0 | 16 | 0 | 16 | 0 | 16 | 0 | 16 | 0 | 121 | 0 | 16 | 0 | 16 | 0 | 16 | 0 | 125 | 0 | 125 | 0 | 125 |
                                                                                           0.00
                                                     0 |
      OUT_FIFO
 100
                                                                                           0.00
 101 j
      IN_FIFO
                                             0 j
                                                                                           0.00
102 | IDELAYCTRL
                                             0 i
                                                      0 1
                                                                                           0.00
103
      IBUFDS
                                             0 İ
                                                       0 |
                                                                                           0.00
      PHASER_OUT/PHASER_OUT_PHY
 104
                                                                                           0.00
      PHASER_IN/PHASER_IN_PHY |
IDELAYE2/IDELAYE2_FINEDELAY |
105 İ
                                             0 |
                                                       0 |
                                                                      0
                                                                                           0.00
                                                      0 |
                                             0 I
                                                                                           0.00
106
                                                                                           0.00
 108 | OLOGIC
                                             0 j
                                                       0 i
                                                                                  125
                                                                                           0.00
109 +-----
110
111
112 5. Clocking
114
115 +-
 116 | Site Type | Used | Fixed | Prohibited | Available | Util% |
117 +-----
0 |
0 |
0 |
0 |
0 |
0 |
                                   0 I
                                                               32 I
                                                                      9.38
                                   0 j
                                                                      0.00
                                                               16
                                                  0 | 4 | 0.00
0 | 4 | 0.00
0 | 8 | 0.00
0 | 72 | 0.00
0 | 16 | 0.00
                                   0 j
                                   0
                                   0 I
                                   0 j
125 +-----
 126
127
128 6. Specific Feature
 129 ----
130
131 +--
132 | Site Type | Used | Fixed | Prohibited | Available | Util% | 133 +-----
4 | 0.00 |
                                                                       0.00
                                                                       0.00
                                                                       0.00
                                                                       0.00
                                                                       0.00
                                                                1 | 0.00 |
145 7. Primitives
146 ------
 148 +----
| 149 | Ref Name | Used | Functional Category | 150 | 150 | 10 | 151 | OBUF | 169 | 10 | 152 | IBUF | 149 | 10 | 153 | FDCE | 83 | Flop & Latch | 154 | LDCE | 67 | Flop & Latch | 155 | LUT6 | 41 | LUT | 156 | FDRE | 40 | Flop & Latch | 157 | LUT3 | 34 | LUT | 158 | LUT4 | 21 | LUT | 159 | LUT2 | 21 | LUT | 160 | CARRY4 | 12 | CarryLogic | 161 | LUT5 | 8 | LUT | 162 | FDPE | 7 | Flop & Latch | 163 | LUT1 | 4 | LUT |
 149 | Ref Name | Used | Functional Category |
                     LUT
LUT
1 | CarryLogic
8 | LUT
7 | Flop & Latch
4 |
 163 | LUT1
      LUT1 | 4 |
DSP48E1 | 3 |
BUFG | 3 |
                          Block Arithmetic
 164
 165 BUFG
 165 | BUFG | 3 | Clock |
166 +-----
 167
 168
 169 8. Black Boxes
 170 -----
 172 +-----
 173 | Ref Name | Used |
 174 +-----
 176
 177 9. Instantiated Netlists
 178 -----
 180 +-----
 181 | Ref Name | Used |
```

182 +-----

# 四、 Timing Report

#### Slack

#### 10ns

esign Timing Summary								
Setup		Hold		Pulse Width				
Worst Negative Slack (WNS):	6.726 ns	Worst Hold Slack (WHS):	0.115 ns	Worst Pulse Width Slack (WPWS):	4.500 ns			
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 n			
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0			
Total Number of Endpoints:	203	Total Number of Endpoints:	203	Total Number of Endpoints:	131			

#### 4ns

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	0.726 ns	Worst Hold Slack (WHS):	0.115 ns	Worst Pulse Width Slack (WPWS):	1.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	203	Total Number of Endpoints:	203	Total Number of Endpoints:	131

#### 3ns

etup		Hold		Pulse Width	
Worst Negative Slack (WNS):	-0.274 ns	Worst Hold Slack (WHS):	0.115 ns	Worst Pulse Width Slack (WPWS):	0.845 ns
Total Negative Slack (TNS):	-1.418 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	10	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	203	Total Number of Endpoints:	203	Total Number of Endpoints:	131

逐漸降低 clk period 直到 Slack 出現負值,透過測試結果顯示,clk period 在 4ns 時即為最小,當 clk period 最小就代表 clk frequency 為最大,此時頻率為 250Mhz。

#### Longest path

```
815 Max Delay PathsS
                                      : -0.274ns (required time - arrival time)
FIR_kernel/Done_count_reg[2]/C
(rising edge-triggered cell FDCE clocked by axis_clk {rise@0.000ns fall@1.500ns period=3.000ns})
FIR_kernel/Y_reg[29]/D
(rising edge-triggered cell FDCE clocked by axis_clk {rise@0.000ns fall@1.500ns period=3.000ns})
axis_clk
817 Slack (VIOLATED) :
         Source:
819
         Destination:
821
          Path Group:
                                                     axis clk
822
             ath Group: axis_clk
ath Type: Setup (Max at Slow Process Corner)
equirement: 3.000ns (axis_clk rise@3.000ns - axis_clk rise@0.000ns)
ata Path Delay: 3.170ns (logic 2.345ns (73.975%) route 0.825ns (26.025%))
ogic Levels: 9 (CARRY4=8 LUT6=1)
lock Path Skew: -0.145ns (DCD - SCD + CPR)
Destination Clock Delay (DCD): 2.128ns = ( 5.128 - 3.000 )
Source Clock Delay (SCD): 2.456ns
         Path Type:
Requirement:
Data Path Delay:
823
825
826
          Logic Levels:
Clock Path Skew:
827
829
         source clock Delay (SCD):
Clock Pessimism Removal (CPR):
Clock Uncertainty: 0.035ns
Total System Jitter (TSJ):
Total Input Jitter (TJ):
Discrete Jitter (DJ):
Phase Error (PE):
830
                                                                           0.184ns
                                                     0.035ns ((TSJ)<sup>2</sup> + TIJ<sup>2</sup>)<sup>1</sup>/2 + DJ) / 2 + PE
(TSJ): 0.071ns
(TIJ): 0.000ns
832
833
834
                                                                           0.000ns
                                                                          0.000ns
836
                                                                                                 Incr(ns) Path(ns)
837
             Location
                                                   Delay type
                                                                                                                                        Netlist Resource(s)
                                                   (clock axis_clk rise edge)
                                                                                                       0.000
                                                                                                                          0.000 г
840
                                                                                                                         0.000 r
0.000 r axis_clk (IN)
0.000 axis_clk
r axis_clk_IBUF_inst/I
0.972 r axis_clk_IBUF_inst/O
1.771 axis_clk_IBUF
r axis_clk_IBUF
1.872 r axis_clk_IBUF_BUFG_inst/I
2.456 FIR_kernel/CLK
841
                                                                                                       0.000
                                                   net (fo=0)
                                                   IBUF (Prop_ibuf_I_0)
net (fo=1, unplaced)
844
845
                                                                                                       0.800
                                                   BUFG (Prop_bufg_I_0)
847
                                                                                                       0.101
                                                   net (fo=130, unplaced)
848
                                                                                                       0.584
849
850
                                                                                                                                          FIR_kernel/Done_count_reg[2]/C
                                                                                                                                          FIR_kernel/Done_count_reg[2]/Q
                                                   FDCE (Prop_fdce_C_Q)
net (fo=37, unplaced)
                                                                                                                         2.934 г
851
                                                                                                                         3.750 FIR kernel/Done_count_reg[2] r FIR kernel/Y[6]_t_4/I3
4.045 r FIR_kernel/Y[6]_t_4/0
4.045 FIR_kernel/Y[0]_t_4_n_0
852
                                                                                                       0.816
                                                   LUT6 (Prop_lut6_I3_0)
net (fo=1, unplaced)
                                                                                                       0.295
854
855
                                                                                                       0.000
                                                                                                                                  r FIR_kernel/Y_reg[0]_i_1/S[1]
856
                                                   CARRY4 (Prop_carry4_S[1]_CO[3]) 0.533
                                                                                                                         858
859
                                                   net (fo=1, unplaced)
                                                   CARRY4 (Prop_carry4_CI_CO[3])
861
                                                                                                                         4.704 r FIR_kernel/Y_reg[4]_i_1/C0[3]
4.704 FIR_kernel/Y_reg[4]_i_1_n_0
r FIR_kernel/Y_reg[8]_i_1/CI
862
                                                                                                       0.117
863
864
865
                                                   net (fo=1, unplaced)
                                                   CARRY4 (Prop carry4 CI CO[31)
                                                                                                                          4.821 r FIR_kernel/Y_reg[8]_i_1/C0[3]
4.821 FIR_kernel/Y_reg[8]_i_1_n_0
r FIR_kernel/Y_reg[12]_i_1/CI
866
                                                   net (fo=1, unplaced)
                                                   CARRY4 (Prop_carry4_CI_CO[3])
869
                                                                                                                         4.938 r FIR_kernel/Y_reg[12]_i_1/C0[3]
4.938 FIR_kernel/Y_reg[12]_i_1_n_0
r FIR_kernel/Y_reg[16]_i_1/CI
870
871
                                                                                                        0.117
                                                   net (fo=1, unplaced)
                                                   CARRY4 (Prop_carry4_CI_CO[3])
0.117
872
873
                                                                                                                         5.055 r FIR_kernel/Y_reg[16]_i_1/C0[3]
5.055 FIR_kernel/Y_reg[16]_i_1_n_0
r FIR_kernel/Y_reg[20]_i_1/CI
                                                   net (fo=1, unplaced)
                                                   CARRY4 (Prop_carry4_CI_CO[3])
0.117
876
877
                                                                                                                         5.172 r FIR_kernel/Y_reg[20]_i_1/C0[3]
5.172 FIR_kernel/Y_reg[20]_i_1_n_0
r FIR_kernel/Y_reg[24]_i_1/CI
                                                   net (fo=1, unplaced)
879
                                                   CARRY4 (Prop_carry4_CI_CO[3])
0.117
880
                                                                                                                          5.289 r FIR_kernel/Y_reg[24]_i_1/C0[3]
                                                   net (fo=1, unplaced)
                                                                                                                         5.289 FIR_kernel/Y_reg[24]_i_1_n_0
r FIR_kernel/Y_reg[28]_i_1/CI
883
                                                                                                       0.000
                                                   CARRY4 (Prop_carry4_CI_0[1])
```

# 五、Simulation Waveform


overview




• Coefficient program and read back




• Di sequence from 000c ~ 0001




• Din stream end · tlast rise



• Tap ram controll



• Data ram controll




#### • AW/W FSM



#### • AR/R FSM



### • ap\_start



#### • ap\_done

