What we do

- Accelerators for Qsort, FIR, and Matmult tasks.
- DMA controller with concurrent read-write ability.
- Arbiter for maintaining both DMA and CPU access.
- Modified Stream protocol with lower cost.
- Modified UART Hardware with better performance.
- Run two workloads simultaneously.
- Verification by software.

SOC Lab Final Project

Team - 07

312611096 黃鉦淳

312605003 王語

511506022 何佳玲

Partner Team - 16

311511082 郭銘宸

311512065 郭紘碩

Outline

Result

QoR of Qsort, FIR, Matmult ,and UART.

Design

- Architecture overview
- Data flow and Transmission Protocol
- DMA controller design
- Memory system design and trade-off

Insight

Design review

Performance Compare

	Qsort	FIR	MatMul	workload	UART
Original	26,145 cycles	70,406 cycles	32,988 cycles	131,721 cycles	38 cycles
Our project	114 cycles	216 cycles	157 cycles	936 cycles	24 cycles
Compare	230%	325%	210%	140%	31.57%


Workflow

- CPU initialize
- CPU moves instructions and data from the flask to BRAM (exmem).
- CPU reads instructions and programs DMA.
- DMA moves data from BRAM to the accelerator.
- DMA moves data from the accelerator to the BRAM.
- CPU reads DMA information.
- CPU reads data and verifies it by software.


Workflow

```
void main() {
  // mprj_init
  // la_init
  // uart_interrupt_init
  // apply_config
  for(int i = 0; i < TIMES_RERUN; i++)
          // Workload
          fir(); matmul(); qsort();
          // Workload_check
          fir_check(); matmul_check(); qsort_check();
```


Architecture





Architecture





Memory System












Task From Arbiter




BRAM Execution: IDLE

OT


Task From Arbiter

Pointer




BRAM Execution: IDLE

Task From Arbiter



BRAM Execution: IDLE

Task From Arbiter



BRAM Execution: tasko

Memory Map

Base	End	Hardware	Description
3800_0000	3800_04FF	BRAM_u0	Initialized datas
3800_1000	3800_1FFF	BRAM_u0	RISC-V Instructions
3800_7000	3800_7FFF	BRAM_u1	Calculated Result
3000_8000	3000_8000	DMA_Controller	DMA_cfg
3000_8004	3000_8004	DMA_Controller	DMA_addr
3100_0000	3100_0000	uart_ctrl	RX_DATA
3100_0004	3100_0004	uart_ctrl	TX_DATA
3100_0008	3100_0008	uart_ctrl	STAT_REG

Access Priority

BRAM u1
(Processed Data)

 $0x3800_{7000} \sim 0x3800_{7}FFF$

BRAM uo

(Raw Data/Instruction)

 $0x3800_0000 \sim 0x3800_1FFF$

DMA Write

CPU Write

CPU Read

CPU Prefetch

DMA Read

CPU Read

Modified Stream protocol

DMA Write

```
1. DMA Write data to BRAM_u1 .

| data flow : DMA controller -> BRAM controller u1

| a. DMA write has highest priority on BRAM_u1 , so don't need to wait for ack signal .

| a. DMA write has highest priority on BRAM_u1 , so don't need to wait for ack signal .

| a. DMA write has highest priority on BRAM_u1 , so don't need to wait for ack signal .

| a. DMA write has highest priority on BRAM_u1 , so don't need to wait for ack signal .

| a. DMA write has highest priority on BRAM_u1 , so don't need to wait for ack signal .


| a. DMA write has highest priority on BRAM_u1 , so don't need to wait for ack signal .

| data flow : DMA controller u1

| data fl
```


Modified Stream protocol


DMA Read




Data Flow


CPU Read






CPU Write






Data Flow

DMA Read





DMA Write

dma_write_request =1
 dma_w_addr[12:0] =0001
 dma_w_data[31:0] =FFFFFFF6



DMA (Direct Memory Access)

Process - Normal Way


- 1. CPU Read data from RAM
- 2. CPU Write data to UART

What if multiple data?

Firmware

```
1 uint8_t data = 0xAB;
2 REG_TX_DATA = data;
```

System



DMA (Direct Memory Access)

Process

- 1. CPU Write DMA config
- 2. DMA move data


Config

- 1. Memory Address
- 2. Peripheral Address
- 3. Data Length
- 4. MEM/Peri. Direction
- 5. DMA status


Firmware

```
1 REG_DMA = DMA_cfg;
```

System



DMA (Direct Memory Access)



DIA (Direct Memory Access)

Config
MEM->Peri.

```
1 // DMA Config
  // Memory Map - wishbone
                                                                                               |Permission | Meaning
                                                                            2 // Parameter
                                                                                               [Read only]|ap_done (1 stands for done)
                                                                            4 // DMA_cfg[12]
  // DMA_cfg
                  done | idle | start | type | channel | length
                                                                                               [[Read only]|ap_idle (1 stands for idle)
                                                                            5 // DMA_cfg[11]
                                                                            6 // |DMA_cfg[10]
                                                                                               [R/W]
                                                                                                          |ap_start(1 stands for start)
                                                                            7 // DMA_cfg[9]
                                                                                               [R/W]
                                                                                                          |type (mem->io=0, io->mem=1)
6 // DMA_addr
                                                                                                          |channel[1:0] (fir=0,matmul=1,qsort=2)|
                                   addr_DMA2RAM
                                                                            8 // DMA_cfg[8:7]
                                                                                               [R/W]
                                                                            9 // DMA_cfg[6:0]
                                                                                                          |length[6:0]
                                       [12:0]
                                                                           11 // |DMA_addr[12:0]|[R/W]
                                                                                                          address_DMA2RAM
```

Insight

How can we improve further


- Reduce the number of CPU program DMAs by declaring variables with attributes and setting section.lds to fix the base of the data.DMA controller with concurrent read-write ability.
- Adding more FIFO channels to the gas pedal can further enhance parallel computing efficiency.
- Adding Instruction Cache & preload Mechanism.

Insight

How can we improve further

Reschedule the workflow.

DMA
ap_start_DMA=1
ap_start_ASIC[2:0] =000
wbs_ack_o=0
10000 10000
Data FIFO
Di[31:0] =00000000
IsAcessFIF0=0
full=0



The End

Github Link

• https://github.com/pocper/112_SOC_final_project/tree/main

