

adc_clk
adc_data_ch1[13:0]
adc_data_ch2[13:0]
integrator_top_0
integrator_top_v1_0
xlconstant
Constant
proc_sys_reset
Processor System Reset
AXI_HP_top_0
AXI_HP_top_v1_0
acquire_top_0
acquire_top_v1_0
axi_interconnect_0
AXI Interconnect
processing_system7
ZYNQ7 Processing System
clk_wiz_0
Clocking Wizard
generate_top_0
generate_top_v1_0
generator_test_0
generator_test_v1_0
input_selector_0
input_selector_v1_0
reg_ctrl_top_0
reg_ctrl_top_v1_0
waveform_top_0
waveform_top_v1_0
vector_split_0
vector_split_v1_0
xlconcat_0
xlconcat_1
Concat
xlconstant_0
xlconstant_1
DDR
FIXED_IO
clk_out
dac_dat_a[15:0]
dac_dat_b[15:0]
rstn_out[0:0]
FCLK_RESET0_N
FCLK_RESET1_N
FCLK_RESET2_N
FCLK_RESET3_N
FCLK_CLK0
FCLK_CLK1
FCLK_CLK2
FCLK_CLK3
led_o[7:0]