

# Digital signal filtering circuit

Structure of Computer Systems

# **Horvath Andrea Anett**

Faculty of Automation and Computer Science Computer Science Department 3'rd year, Group 30434

# Contents

- I. Introduction
  - I. a. Context & Objectives
  - I. b. Specifications
- II. Bibliographic study
- III. Analysis
- IV. Design
- V. Implementation
- VI. Testing and Validation
- VII. Conclusions
- VIII. Bibliography

### I. Introduction

### a. Context & Objectives

The purpose of this project is to design, implement and test the digital signal filtering circuit. The circuit will be able to convert sequentially received signals into signals with different values based on a mathematical formula using constants and the previous signals.

This device can be used as a stand-alone project by people who want to process sequential signals or as a component in a more complex project where a filtering circuit is needed.

### b. Specifications

The project will be implemented using VHDL and its functionality will be tested in the IDE provided by Vivado. Finally, the program will be run on a Basys 3 development board. The mathematical formula used to implement the filtering process is the next one:

$$Y(k) = X(k) * a1 + X(k-1) * a2 + X(k-2) * a3$$

where:

Y(k) - the output signal

X(k) - the last input signal

X(k-1), X(k-2) - the previous two input signals

a1, a2, a3 - constant values

Internally, the signals will be represented as 16 bit integers. The input will be received by setting on the switches the binary representation of the number and when the number is ready, a button will be pressed, the signal will be filtered and the output will be displayed on the seven segment displays. The system will also have a reset option, also mapped to a button, which will erase the content of the previously entered values.

## II. Bibliographic study

The circuit will implement the next mathematical formula, also presented in the previous chapter.

$$Y(k) = X(k) * a1 + X(k-1) * a2 + X(k-2) * a3$$

where:

Y(k) - the output signal

X(k) - the last input signal

X(k-1), X(k-2) - the previous two input signals

a1, a2, a3 - constant values

All the input signals will be represented internally as 8 bit binary numbers. The constants will be represented on 4 bit numbers t o make the computation easier. The input signals, i.e. X(...), will read their values from the development board, while the values of the constants will be declared in the program with no possibility of changing them from the board. The value of the output, i.e. Y(...), will be computed based on the formula.

It can be seen in the mathematical formula which performs the filtering process that the only two operations which will be used are the addition and the multiplication.

For the addition a generic *n* bit full adder, whose structure will be presented in a future chapter (Design).

For the multiplication, which is a little more complex operation, the chosen method for implementing it is the Shift-and-Add Multiplication technique described in the laboratory support documents. The algorithm is based on taking each digit of the multiplicand in turn and multiplying it by a single digit of the multiplier. Each intermediate product is placed in the appropriate positions, to the left of the earlier results. Finally, all the intermediate products are added together, to get the final result.


# III. Analysis

The operation worth analyzing which is performed in this project is the multiplication. The component which implements the multiplication is written as generic but for the explanation, numbers on 4 bits will be used.


From the multiple ways of computing the product of two numbers, the Shift-and-Add Multiplication technique was chosen. The method is similar to the multiplication performed on paper. This method adds the multiplicand X to itself Y times, where Y denotes the multiplier. To multiply two numbers by paper and pencil, the algorithm is to take the digits of the multiplier one at a time from right to left, multiplying the multiplicand by a single digit of the multiplier and placing the intermediate product in the appropriate positions to the left of the earlier results.

An example of multiplying two 4 bit numbers is the following:

The multiplier circuit, which implements the shift-and-add multiplication method for an n bit and an m bit number, is shown in figure below.




The n+m bit product register is initialized with 0. Since the basic algorithm shifts the multiplicand register left one position each step to align the multiplicand with the sum being accumulated in the product register, an n+m bit multiplicand register is used, placing in it the extended value of the multiplicand.



In the above figure the steps needed for the multiplication are sketched. The algorithm starts by loading the multiplicand into the B register, loading the multiplier into the Q register, and initializing the A register to 0. The counter p is initialized to m. The least significant bit of the multiplier register, i.e. Q(0) determines whether the multiplicand is added to the product register. The left shift of the multiplicand has the effect of shifting the intermediate products to the left, just as when multiplying by paper and pencil. The right shift of the multiplier prepares the next bit of the multiplier to examine in the following iteration.

# IV. Design

The overall structure of the system is visible in the next figure.




The circuit consists in three multipliers of shift-and-add type which were presented in the previous chapter, and adder and three data registers.

On the *DATA* input port the data flux enters sequentially on each clock cycle. In the three registers the last three values are stored and available for computing the result. The content of the registers is shifted right at each clock cycle from one register to the next one, after three clock periods the value is lost. Each of the last three entered numbers, i.e. X(k), X(k-1), X(k-2), is multiplied with a constant, i.e. a1, a2, a3 and the results are added together in the adder. The final result is the sum, i.e. Y(k) together with the carry out, i.e. cout.

What was presented until now represents strictly the computational part of the project, but its functionality will be tested on the development board so two more components were added in order to implement the reading of the input data and the display of the results. The two new components are a mono-pulse generator and the seven-segment display and the structure of the final project is visible in the next figure.



The MPG unit has the structure presented in the next figure. The registers together with the counter have the role of providing a delay necessary to de-bounce the buttons.



# V. Implementation

The system was designed in a structural manner, hence, the project will contain components implementing different functionalities: component for adder, component for multiplier and component for the whole system in which the previous two are mapped. Since the project will be tested on the development board, two additional components were needed: a mono-pulse generator and a seven-segment display.

### a. <u>Adder</u>

```
36 | entity adder is
      Generic (n: integer := 8);
37
       Port ( A : in STD_LOGIC_VECTOR (n-1 downto 0);
38
       B : in STD_LOGIC_VECTOR (n-1 downto 0);
C : in STD_LOGIC_VECTOR (n-1 downto 0);
39
40
41
              sum : out STD_LOGIC_VECTOR (n-1 downto 0);
Cout : out STD_LOGIC);
42
43 | end adder;
44
45 !
    architecture Behavioral of adder is
    signal result : STD LOGIC VECTOR (n downto 0);
47
48
49 | begin
50
51 !
         process (A, B, C)
52
53
           result <= std logic vector(resize(signed(A + B + C), result'length));
       end process;
54
55
56
        Cout <= result (n);
       sum <= result (n-1 downto 0);
57
58
59 end Behavioral;
```

The component is written in a generic matter so it can be reused in case of future modification which will change the width of the data path.

### b. Multiplier

```
36 entity multiplier is
37 Generic (n: integer := 8;
38 m : integer := 4);
39 Port (X: in STD_LOGIC_VECTOR (n-1 downto 0);
40 Y: in STD_LOGIC_VECTOR (m-1 downto 0);
41 result : out STD_LOGIC_VECTOR (n+m-1 downto 0));
42 end multiplier;
43
```

```
44 | architecture Behavioral of multiplier is
45
46 begin
      process (X, Y)
47
48
       variable B : STD_LOGIC_VECTOR (n+m-1 downto 0);
49
       variable Q : STD LOGIC VECTOR (m-1 downto 0);
       variable A : STD LOGIC VECTOR (n+m-1 downto 0);
50
51
        variable p : integer;
      begin
          B := std_logic_vector(resize(signed(X), B'length));
53
54
           --Q := std_logic_vector(resize(signed(Y), Q'length));
55
         Q := Y;
56
           A := (others => '0');
          p := m;
57
58
59
         while (p /= 0) loop
           if (Q(0) = '1') then
60 :
61
                 A := A + B;
62
              end if;
            B := B((B'length - 2) downto 0) & '0';
      Q :=
p := p
end loop;
              Q := '0' & Q(m-1 downto 1);
64
65
               p := p - 1;
66
67
           result <= A;
      end process;
68 ;
69
70 end Behavioral;
```

The multiplier is implemented according to the structure described in the Analysis chapter and it is also written in a generic way also to make a future change of data path width easier.

### c. <u>Filter</u>

```
34 entity filter is
     Generic ( n : integer := 8);
       Port (data : in STD_LOGIC_VECTOR (n-1 downto 0);
36
             reset : in STD_LOGIC;
37
38
              result : out STD_LOGIC_VECTOR (n+3 downto 0); -- the length of the
              --result should be changed according to the formua n+m-1 where m
              --is the length of the constants
40
              cout : out STD LOGIC;
41
42
              clk : in STD LOGIC);
43
    end filter;
45 architecture Behavioral of filter is
46
47
    component multiplier is
      Generic (n: integer := 8;
49
                 m : integer := 4);
     Port ( X : in STD_LOGIC_VECTOR (n-1 downto 0);
50
       Y : in STD_LOGIC_VECTOR (m-1 downto 0);
result : out STD_LOGIC_VECTOR (n+m-1 downto 0));
51
53 end component multiplier;
54
55 component adder is
      Generic (n: integer := 8);
Port ( A : in STD_LOGIC_VECTOR (n-1 downto 0);
56
       B : in STD_LOGIC_VECTOR (n-1 downto 0);
C : in STD_LOGIC_VECTOR (n-1 downto 0);
58
59
60
               sum : out STD_LOGIC_VECTOR (n-1 downto 0);
61
               Cout : out STD_LOGIC);
62 | end component adder;
63
64 -- the constants can be changed
65 constant al : STD LOGIC VECTOR (3 downto 0) := "0010"; --2
66 | constant a2 : STD_LOGIC_VECTOR (3 downto 0) := "0011"; --3
67 constant a3 : STD LOGIC VECTOR (3 downto 0) := "0100"; --4
```

```
68
    signal reg1 : STD LOGIC VECTOR (n-1 downto 0) := (others => '0');
69
70 | signal reg2 : STD LOGIC VECTOR (n-1 downto 0) := (others => '0');
71 | signal reg3 : STD LOGIC VECTOR (n-1 downto 0) := (others => '0');
73 | signal mul1 : STD LOGIC VECTOR (n + al'length - 1 downto 0);
74
     signal mul2 : STD LOGIC VECTOR (n + al'length - 1 downto 0);
75
     signal mul3 : STD_LOGIC_VECTOR (n + a1'length - 1 downto 0);
76
77
     begin
78
79
         process (clk, reset)
80
       begin
          if (reset = '1') then
81
82
              reg1 <= (others => '0');
                reg2 <= (others => '0');
83
84
                  reg3 <= (others => '0');
         elsif (rising_edge(clk)) then
85
               reg1 <= data;
86
87
                 reg2 <= reg1;
          end if;
                 reg3 <= reg2;
88
89
90
       end process;
91
Multiplication1: multiplier generic map (n, al'length) port map (reg1, a1, mul1);
Multiplication2: multiplier generic map (n, a2'length) port map (reg2, a2, mul2);
Multiplication3: multiplier generic map (n, a3'length) port map (reg3, a3, mul3);
95
96
          --in the generic mapping, the value should be n+m where m is the length of the constants
97 Addition : adder generic map (n+4) port map (mul1, mul2, mul3, result, cout);
98
99 | end Behavioral;
```

The filter maps the adder and the multiplier according to the figure in the Design chapter and implements the process in which the data is shifted from one register to another. Also the reset functionality is implemented in this component.

### d. Mono-pulse generator

```
entity mpg is
     Port ( btn : in STD_LOGIC_VECTOR (4 downto 0);
37
38
            clk : in STD_LOGIC;
              step : out STD_LOGIC_VECTOR (4 downto 0));
39
40 end mpg;
41
42 !
    architecture Behavioral of mpg is
43
44 signal q1 : std_logic_vector(4 downto 0);
45
    signal q2 : std_logic_vector(4 downto 0);
    signal cnt : std logic vector(15 downto 0);
46
47
48 | begin
49
50
       -- counter
51
      process(clk)
52
      begin
        if rising_edge(clk) then
53
54
             cnt <= cnt + 1;
         end if;
55
56
      end process;
57
```

```
58 :
       process(clk)
       begin
          if rising_edge(clk) then
60 !
61
              if cnt = x"FFFF" then
                 q1 <= btn;
62
63
              end if;
64
          end if;
65
      end process;
66
67 :
      process(clk)
68
      begin
        if rising_edge(clk) then
69
70 :
              q2 <= q1;
        end if;
71
72
      end process;
73
74
      step <= q1 and not q2;
75
76 | end Behavioral;
```

### e. Seven-segment display

```
36 | entity ssd is
37
      Port ( digit0 : in STD_LOGIC_VECTOR (3 downto 0);
38
               digit1 : in STD_LOGIC_VECTOR (3 downto 0);
39 ¦
              digit2 : in STD LOGIC VECTOR (3 downto 0);
             digit3 : in STD_LOGIC_VECTOR (3 downto 0);
40
41
              clk : in STD_LOGIC;
              cat : out STD LOGIC VECTOR (6 downto 0);
42
               an : out STD LOGIC VECTOR (3 downto 0));
43
44 | end ssd;
4.5
46 architecture Behavioral of ssd is
47
48 | signal cnt : std_logic_vector (15 downto 0);
49 signal digit : std_logic_vector (3 downto 0);
50
51 :
    begin
52
53 i
       process (clk)
54
       begin
        if (rising_edge(clk)) then
55
56 :
               cnt <= cnt + 1;
57
           end if;
58
       end process;
59 !
60
        process (cnt(15 downto 14), digit0, digit1, digit2, digit3)
61
       begin
          case cnt(15 downto 14) is
62
               when "00" => digit <= digit0;
63
               when "01" => digit <= digit1;
64
               when "10" => digit <= digit2;
65
66
               when others => digit <= digit3;
           end case;
67
68
       end process;
69
       process (cnt(15 downto 14))
70
71
       begin
         case cnt(15 downto 14) is
72
73
             when "00" => an <= "1110";
               when "01" => an <= "1101";
74
               when "10" => an <= "1011";
75
76
               when others => an <= "0111";
77
           end case;
78
        end process;
79
```

```
with digit select cat <=
                   "1111001" when "0001", --1
"0100100" when "0010", --2
81
82
                     "0110000" when "0011", --3
83
                      "0011001" when "0100",
"0010010" when "0101",
84 !
85
                  "0010010" when "0101", --5

"0000010" when "0110", --6

"1111000" when "0111", --7

"0000000" when "1000", --8

"0010000" when "1001", --9

"0001000" when "1010", --A

"000011" when "1101", --b

"1000110" when "1101", --c

"0100001" when "1101", --E

"0001110" when "1111", --E
86
87
88
89
90 !
91
92
93
94
95
96
                       "1000000" when others; --0
97
98 end Behavioral;
```

### f. Display

```
34 | entity display is
35
      Port ( internal_clk : in STD_LOGIC;
36
               btn : in STD_LOGIC_VECTOR (4 downto 0);
                sw : in STD LOGIC VECTOR (15 downto 0);
37
38
               led : out STD LOGIC VECTOR (15 downto 0);
39
                an : out STD_LOGIC_VECTOR (3 downto 0);
40
                cat : out STD_LOGIC_VECTOR (6 downto 0));
41 | end display;
42
43 | architecture Behavioral of display is
44
45 component mpg is
46 | Port ( btn : in STD_LOGIC_VECTOR (4 downto 0);
47
           clk : in STD_LOGIC;
           step : out STD_LOGIC_VECTOR (4 downto 0));
49 end component;
50
51
    component ssd is
52
    Port ( digit0 : in STD LOGIC VECTOR (3 downto 0);
     digit1: in STD_LOGIC_VECTOR (3 downto 0);
digit2: in STD_LOGIC_VECTOR (3 downto 0);
digit3: in STD_LOGIC_VECTOR (3 downto 0);
clk: in STD_LOGIC;
53
54
55
           cat : out STD_LOGIC_VECTOR (6 downto 0);
57
           an : out STD_LOGIC_VECTOR (3 downto 0));
58
59 | end component;
60
61 | component filter is
      Generic ( n : integer := 8);
62
      Port (data : in STD_LOGIC_VECTOR (n-1 downto 0);
63
64
       reset : in STD_LOGIC;
result : out STD_LOGIC_VECTOR (n+3 downto 0);
              reset : in STD LOGIC;
66
              cout : out STD LOGIC;
67
              clk : in STD LOGIC);
68 | end component filter;
69
70
    signal step : std logic vector(4 downto 0);
71
    signal digit : std_logic_vector(15 downto 0);
72
73
    signal clk : std_logic;
74
75 | signal data : STD LOGIC VECTOR (7 downto 0);
76 signal reset : STD_LOGIC;
77
     signal result : STD LOGIC VECTOR (11 downto 0);
78 signal cout : STD_LOGIC;
```

```
79
80 begin
81
        MPGU: mpg port map(btn, internal_clk, step);
82
83
       SSDU: ssd port map(digit(3 downto 0), digit(7 downto 4), digit(11 downto 8), digit(15 downto 12), internal_clk, cat, an);
84 FILTER_UNIT : filter generic map (8) port map (data, reset, result, cout, clk);
85
86
       reset <= step(0);
87
       clk <= step(1);
89
        data <= sw(7 downto 0);
90
91
        digit(11 downto 0) <= result;
92
        led(0) <= cout;
93
95 end Behavioral;
```

This component represents the top module, it maps the MPG, SSD and the filter together. Here the buttons, switches, seven-segment displays and a led are also assigned. Two buttons are used: one for the reset and one for the enable signal. For entering the data 8 switches are used, the width of the data path was chosen to be 8 bits for testing. The results are displayed on the seven-segment displays and the carry out is assigned to a led.

# VI. Testing and Validation

The testing was performed in two ways. The functionality was firstly tested in the simulator using a test bench.


```
34 entity test_bench is
        -- Port ( );
36 | end test_bench;
37
38 | architecture Behavioral of test_bench is
39
40 component filter is
        Generic ( n : integer := 8);
Port (data : in STD_LOGIC_VECTOR (n-1 downto 0);
41
42
         reset : in STD LOGIC;
result : out STD LOGIC VECTOR (n+3 downto 0);
43
44
       cout : out STD_LOGIC;
45
                    clk : in STD LOGIC);
47 end component filter;
48
49
      constant n : integer := 8;
50 | signal data : STD_LOGIC_VECTOR (7 downto 0);
51 | signal clk : STD_LOGIC;
52
      signal reset : STD LOGIC;
      signal result : STD_LOGIC_VECTOR (11 downto 0);
53
54 | signal cout : STD_LOGIC;
55
56 | begin
uut : filter generic map (8) port map (data, reset, result, cout, clk);
      process
begin

clk <= '0';

wait for 10 ns;

clk <= '1';
58 ¦
59 ¦
60
61
62
        wait for end process;
63 ¦
                 wait for 10 ns;
64
65
          process
66
         begin
         reset <= '0';
data <= x"02";
67
             data <= x"02";
wait for 20 ns;
reset <= '0';
data <= x"05";
wait for 20 ns;
reset <= '0';
data <= x"03";
wait for 20 ns;
reset <= '0';
data <= x"09";
wait for 20 ns;
reset <= '0';
data <= x"01";
wait for 20 ns;
reset <= '0';
data <= x"11";
wait for 20 ns;
reset <= '0';
data <= x"14";
wait for 20 ns;
reset <= '0';
data <= x"14";
wait for 20 ns;
reset <= '0';
data <= x"14";
wait for 20 ns;
reset <= '0';
data <= x"06";
wait for 20 ns;
68 !
70 |
71
72
74
75
76
77
78 ¦
79
80
82
83
84
85
86 ¦
87
88
90
               wait for 20 ns;
```

```
91
             reset <= '0';
             data <= x"00";
93
             wait for 20 ns;
             reset <= '0';
94
95
             data <= x"20";
96
             wait for 20 ns;
97
             wait;
98
         end process;
99
100 | end Behavioral;
```



The formula after which the results are computed is: Y(k) = X(k) \* a1 + X(k-1) \* a2 + X(k-2) \* a3.

$$a1 = 2$$
;  $a2 = 3$ ;  $a3 = 4 -> constants$ 

Tracing the algorithm we obtain the following results (in hexadecimal):

### Step 1:

$$X(k) = 2$$
;  $X(k-1) = 0$ ;  $X(k-2) = 0$ 

$$Y(k) = 2 * 2 + 0 * 3 + 0 * 4 = 4$$

### Step 2:

$$X(k) = 5; X(k-1) = 2; X(k-2) = 0$$

$$Y(k) = 5 * 2 + 2 * 3 + 0 * 4 = 10$$

### Step 3:

$$X(k) = 3; X(k-1) = 5; X(k-2) = 2$$

$$Y(k) = 3 * 2 + 5 * 3 + 2 * 4 = 1d$$

### Step 4:

$$X(k) = 9; X(k-1) = 3; X(k-2) = 5$$

$$Y(k) = 9 * 2 + 3 * 3 + 5 * 4 = 2f$$

### Step 5:

$$X(k) = 1; X(k-1) = 9; X(k-2) = 3$$

$$Y(k) = 1 * 2 + 9 * 3 + 3 * 4 = 29$$

Step 6:

$$X(k) = 11; X(k-1) = 1; X(k-2) = 9$$

$$Y(k) = 11 * 2 + 1 * 3 + 9 * 4 = 49$$

Step 7:

$$X(k) = 14; X(k-1) = 11; X(k-2) = 1$$

$$Y(k) = 14 * 2 + 11 * 3 + 1 * 4 = 5f$$

Step 8:

$$X(k) = 6$$
;  $X(k-1) = 14$ ;  $X(k-2) = 11$ 

$$Y(k) = 6 * 2 + 14 * 3 + 11 * 4 = 8c$$

Step 9:

$$X(k) = 0; X(k-1) = 6; X(k-2) = 14$$

$$Y(k) = 0 * 2 + 6 * 3 + 14 * 4 = 62$$

Step 10:

$$X(k) = 20; X(k-1) = 0; X(k-2) = 6$$

$$Y(k) = 20 * 2 + 0 * 3 + 6 * 4 = 58$$

Step 11:

$$X(k) = 20; X(k-1) = 20; X(k-2) = 0$$


$$Y(k) = 20 * 2 + 20 * 3 + 0 * 4 = a0$$

Step 12:

$$X(k) = 20; X(k-1) = 20; X(k-2) = 20$$

$$Y(k) = 20 * 2 + 20 * 3 + 20 * 4 = 288$$


For testing the project with the board the same values as above will be used. The mapping of the buttons and switches is shown in the picture below.



Step 1



Step 2



Step 3




Step 4




Step 5



Step 6




Step 7



Step 8




Step 9




<u>Step 10</u>



Step 11



<u>Step 12</u>



### VII. Conclusions

In conclusion, the project works according to our expectations, the testing and validation stage proved that. We obtained in the end a fully functional digital signal filtering circuit which can be used as a stand-alone project or as a component in a more complex project.

As a future improvement, extending the width of the data path can be considered. The code can be adapted easily since most of the components were designed in a generic manner. Unfortunately this can be done only using a different development board which has more seven-segment displays because the results will be considerably bigger so the display would be impossible on a Basys 3 board. Another modification which can be done is modifying the mathematical formula after which the input data is filtered.

# VIII. Bibliography

- 1. http://users.utcluj.ro/~negrum/index.php/computer-architecture/
- 2. https://www.ques10.com/p/19357/draw-and-explain-the-flowchart-of-add-and-shift-me/
- 3. Laboratory works on moodle: https://moodle.cs.utcluj.ro/course/view.php?id=321