



VLSI

ANALOG PROJECT

Submitted to: Dr. Mohamed Refky

Student name: Hosam Moetaz Hosam


Student ID: 1180534

Submission Date: 25/12/2021


IMPLEMENTATION FOR P-MOS

Date / / Object
Hossam Moetaz Hossam
1180534
VLS1
Analog project
II for P-Mos transistors
Les each transistor is of 40 um as each is of width 40 um
.: we have total width of 120 um (length s lum)
Is the shalk consists of the 3 pmos
we will use k=12 so we will use 12 number of fingers : He width of the stack is 170 nm = 10 nm
i. He width of the Stack is 170 nm - 10 nm -
2
Assume the name of the 3 transistors are A, B, C)
i'i quesire of 10mm
i. Assume the name of the 3 transistors are A, B, C ii gatesize of 10mm (poly) Imm
is each transister is of 4 lingers and the size of the finger is 10 mm
is lown
In-
And we will use interdiagitation technique for matching
A A B B C C C C B B A A
* All of them have similar source * All of them have similar gate
* It I of them have similar gate

We will use first method shown below





Can also be implemented by using metal 2




IMPLEMENTATION FOR RESISTOR

127 for sesistors Date / / Oblect
and it's of a linear tuppe
i we med an N- well resistor with a sheet resistance of 2k 1/2
Listed of unine poly type resistor with a steet resistance of 25 2100 his it will require very large area in our core
in we implement an N-well resistor Lis 2 K. R. (with wand L-12 1×12 1) N-well in our case is used to minimize area
n's we will use interdiagitation technique for matching
RD=10x2K RI=50x2K, RI=50x2K RL=100x2K Lontaining Here besistance we have a total 210x2K
:. We will use 42 tinger in our case :. Rb= 10 x42= 2 finger
10 where each finger R1 50 x 42 10 finger is made of 5 x 2 k Ω // R1 100 x 42 = 20 finger
RDRIRLRIRLRIRLRIRLRIRLRIRLRIRLRIRLRIRLRI
(implementation of N-well resistance is shown in KMS He following figure







IMPLEMENTATION FOR N-MOS

13 for NMOS is we can use firgers to minimize CDB

so we will assume xis of 10mm/1mm (parasitic capacitana)

similar ratio as for pmos

Ly: we have a total width of 90mm

i. we will use 9 fingers

Ly so gate size similar to p. Mos = 10mm

(poly)

1um

i. transistor of 8x is we will use 8 fingers


transistor of 1x is we will use 1 finger

* both have similar source


no matching is required

Ly we only used fingers to reduce

Capacitance




COMPLETE DESIGN:



ANOTHER WAY TO IMPLEMENT A RESISTOR

This is the size of single unit resistor of 2k ohm



Date of Oblect

Date of Oblect

Date it will result in large area or shown

Los sheet resistence for poly is 40.02/8

i inorder to implement 2 k. or resistance

we would require 50 mits

i we have a total of 210x2 k. or

by we will use 210 finger

Is where each finger is of 2 k. or

if RD = 10 finger, R1 = 50 finger

and R1 = 100 finger

will be implemented as follow:

Ro (5) R, (25) R, (25) R, (100) R, (25) R, (25) R, (5)

Complete design for this method

