

Setup/Hold Analysis


Assumptions

1. Interconnect Delays is considered
2. Clock Uncertainty is not considered
3. Worst/Best Operating Conditions

Required

1. Is this path timing is met or not for both setup & hold?
2. if met calculate the positive slack for both setup & hold, if not calculate the violation.
3. If you have some available buffers to use to fix any violation which one you will use and where its location?

Delays	BUF0	BUF1	BUF2
Max	0.6	1.1	1.4
Min	0.4	0.8	1.3



Delays	Inverter	XNOR	NAND	Tcq1	Tcq2	Thold	Tsu
Max	0.5	1.5	1	0.4	0.5	2.8	0.8
Min	0.3	1.2	0.8	0.3	0.4	2	0.7