# **ALU Block**


- 1- الهدف هوا اننا نعمل الـ Arithmetic and logic operation.
  - 2- الـ ALU Block بيكون ليها كذا دخل وخرج واحد :-

# **Inputs:**

- 1- SrcA: Frist operand [ 32 bits ].
- 2- SrcB: Second operand [ 32 bits ].
- 3- ALUControl: Operation Selector [ 3 bits ].

### **Output:**

- → ALUResult : The operation result [ 32 bits ].
- **→ Zero**: (Branch if equal) indicator [1 bit].



#### 3- The RTL Code :-


```
module ALU (SrcA, SrcB, ALUControl, ALUResult, Zero);
           input [31:0] SrcA;
                                          // First operand
           output reg [31:0] ALUResult;
                                           // Zero flag: 1 if ALUResult is zero
8
           output reg Zero;
10
           always @(*) begin
11
               case (ALUControl)
                   3'b000:
12
                   begin
                       ALUResult = SrcA + SrcB;
                       Zero = 0;
                   з'ь001:
18
                   begin
                       ALUResult = SrcA - SrcB;
Zero = (ALUResult == 32'b0);
                                                         // Subtraction
// Zero flag (for beq)
19
21
                   end
22
                   3'b010:
23
                   begin
24
                       ALUResult = SrcA & SrcB;
                                                         // Bitwise AND
25
                       Zero = 0;
                   end
28
29
                       ALUResult = SrcA | SrcB;
                                                         // Bitwise OR
30
31
                   end
32
                   3'b100:
33
                   begin
                                                        // Bitwise XOR
34
                       ALUResult = SrcA ^ SrcB;
35
                       Zero = 0;
                   end
36
37
38
40
                       ALUResult = (SrcA < SrcB) ? \frac{1}{2} : 0; // Set Less Than (slt)
41
                                                          // Zero flag should not be used here
42
                   end
43
44
                   default:
4.5
                   begin
                                                          // Default to unknown
                       ALUResult = 32'bxxx;
46
47
                       Zero = 0:
48
                   end
49
               endcase
```

## ← الـ ALU مصمم انه يعمل العمليات الاتيه : -

ALUControl	Operation
3'b000	Addition (ADD) / Add Immediate (ADDI)
3'b001	Subtraction (SUB)
3'b010	Bitwise AND (AND) / AND Immediate (ANDI)
3'b011	Bitwise OR (OR) / OR Immediate (ORI)
3'b100	Bitwise XOR (XOR)
3'b101	Set Less Than (SLT)

→ مع كل operation بتتعمل بنحدد قيمة الـ Zero هتكون عامله ازاي , فهي الفكرة اننا لو طرحنا الـ 2 sources ولقينا الناتج بـ O operation في الـ Zero في الـ Control في الـ Flag في الـ Flag في الـ التانيه المهم بالنسبالي هوا الطرح بس.

# 4- Elaborated design:-



#### 5- Testbench:

```
`timescale 1ns / 1ps
1
2
 3
     module ALU tb();
 4
5
         // 1) Declare local reg and wire identifiers with th suffix
 6
         reg [31:0] SrcA tb;
7
         reg [31:0] SrcB tb;
8
         reg [2:0] ALUControl tb;
9
         wire [31:0] ALUResult tb;
10
         wire Zero tb;
11
12
         // 2) Instantiate the ALU module under test
13
         ALU uut (
14
            .SrcA(SrcA tb),
15
            .SrcB(SrcB tb),
16
           .ALUControl (ALUControl tb),
17
            .ALUResult (ALUResult_tb),
18
            .Zero(Zero tb)
19
         );
20
21
         // 3) Generate stimuli using initial and always
22
         initial
23
         begin
24
            // Test case 0: Addition
25
            SrcA tb = 32'd5;
                                SrcB tb = 32'd3; ALUControl tb = 3'b000; /* ADD operation*/
                                                                                             #10;
26
27
            // Test case 1: Subtraction
                                                                                             #10;
28
            SrcA tb = 32'd10;
                                  SrcB tb = 32'd7;
                                                    ALUControl tb = 3'b001; /* SUB operation*/
29
30
            // Test case 2: Bitwise AND
31
                                                    ALUControl tb = 3'b010; /* AND operation*/
            SrcA tb = 32'd30;
                                SrcB tb = 32'd7;
                                                                                             #10;
32
33
            // Test case 3: Bitwise OR
34
            SrcA tb = 32'd50;
                                  SrcB tb = 32'd20; ALUControl tb = 3'b011; /* OR operation*/
                                                                                             #10;
35
36
            // Test case 4: Bitwise XOR
37
            SrcA_tb = 32'd1003;
                                  SrcB tb = 32'd327; ALUControl tb = 3'b100; /* XOR operation*/
                                                                                             #10;
38
39
            // Test case 5: Set Less Than (SLT)
40
            #10;
41
42
            // Test case 6: Zero flag check for subtraction
43
            44
         end
45
46
         // 4) Specify a stopwatch to stop the simulation
47
         initial
48
         begin
49
            #100 $stop;
50
51
     endmodule
```

