
4to1 Mux Hierarchical modeling

Design Diagram:



RTL Code:

We will use the previously designed 2-to-1 multiplexers to construct a 4-to-1 multiplexer.

<u>1-Design Block:</u>


```
`timescale 1ps / 1ps
/*Hossam Ahmed Seyam*/
/*This code is illustrating How to design 4*1 mux using Hierarchical modeling */
module mux 4to1 hr(x0, x1, x2, x3, s0, s1, f);
   input wire x0, x1, x2, x3, s0, s1;
                                                       // x0,x1,x2,x3 are mux inputs , s0,s1 is the selectors of the 4*1 mux
   output wire f;
                                                        //mux output
                                                        //Declare the internal signals
   wire w0, w1;
   // First 2*1 mux to select between x0 and x1 based on selector s0
   mux 2to1 gl m0(.x1(x0), .x2(x1), .s(s0), .f(w0));
   // Second 2*1 mux to select between x2 and x3 based on selector s0
   mux 2to1 df1 m1(.x1(x2), .x2(x3), .s(s0), .f(w1));
   // Third 2*1 mux to select between w0 and w1 based on selector s1, giving final output f
   mux 2to1 bh2 m2(.x1(w0), .x2(w1), .s(s1), .f(f));
endmodule
```

Made By: Hossam Ahmed Seyam

2-Testbench:


```
module mux 4to1 hr tb();
                                                                                  reg x0 tb, x1 tb, x2 tb, x3 tb, s0 tb, s1 tb;
                                                                                     initial
                                                                                                                                                                        begin
                                                                                                                                                                        x0 \text{ tb} = 1; x1 \text{ tb} = 0; x2 \text{ tb} = 0; x3 \text
                                                                                                                                                                        x0_{tb} = 1; x1_{tb} = 0; x2_{tb} = 0; x3_{tb} = 1; s0_{tb} = 0; s1_{tb} = 1; #50;
                                                                                                                                                                        x0_{tb} = 1; x1_{tb} = 0; x2_{tb} = 0; x3_{tb} = 0; s0_{tb} = 0; s1_{tb} = 0; #50;
                                                                                                                                                                        x0 \text{ tb} = 0; x1 \text{ tb} = 0; x2 \text{ tb} = 0; x3 \text{ tb} = 1; x3 \text{ tb} = 0; x1 \text{ tb} = 1; x4 \text
                                                                                                                                                                        x0 \text{ tb} = 0; x1 \text{ tb} = 0; x2 \text{ tb} = 1; x3 \text{ tb} = 0; x3 \text{ tb} = 1; x3 \text
                                                                                                                                                                        x0 \text{ tb} = 0; x1 \text{ tb} = 0; x2 \text{ tb} = 1; x3 \text
                                                                                                                                                                        x0_tb = 1; x1_tb = 0; x2_tb = 1; x3_tb = 0; s0_tb = 1; s1_tb = 0; #50;
                                                                                                                                                                        x0 \text{ tb} = 1; x1 \text{ tb} = 0; x2 \text{ tb} = 1; x3 \text{ tb} = 1; x3 \text{ tb} = 1; x1 \text{ tb} = 1; x2 \text{ tb} = 1; x3 \text
                                                                                                                                                                        x0 	ext{ tb} = 1; x1 	ext{ tb} = 1; x2 	ext{ tb} = 0; x3 	ext{ tb} = 0; x3 	ext{ tb} = 0; x1 	ext{ tb} = 0; x1 	ext{ tb} = 0; x2 	ext{ tb} = 0; x3 	
                                                                                                                                                                        x0 \text{ tb} = 0; x1 \text{ tb} = 1; x2 \text{ tb} = 0; x3 \text{ tb} = 1; x0 \text{ tb} = 0; x1 \text{ tb} = 1; x2 \text{ tb} = 1; x3 \text
                                                                                                                                                                        x0 	ext{ tb} = 0; x1 	ext{ tb} = 1; x2 	ext{ tb} = 0; x3 	ext{ tb} = 0; x0 	ext{ tb} = 0; x1 	
                                                                                                                                                                        x0 \text{ tb} = 1; x1 \text{ tb} = 1; x2 \text{ tb} = 0; x3 \text{ tb} = 1; x0 \text{ tb} = 0; x1 \text{ tb} = 1; x2 \text{ tb} = 1; x3 \text{ tb} = 1; x3 \text{ tb} = 1; x4 \text
                                                                                                                                                                        x0 	ext{ tb} = 1; x1 	ext{ tb} = 1; x2 	ext{ tb} = 1; x3 	ext{ tb} = 0; x3 	ext{ tb} = 1; x3 	
                                                                                                                                                                        x0 \text{ tb} = 1; x1 \text{ tb} = 1; x2 \text{ tb} = 1; x3 \text{ tb} = 1; x3 \text{ tb} = 1; x1 \text{ tb} = 1; x2 \text{ tb} = 1; x3 \text
                                                                                                                                                                        x0 	ext{ tb} = 0; x1 	ext{ tb} = 1; x2 	ext{ tb} = 1; x3 	ext{ tb} = 0; x3 	ext{ tb} = 1; x3 	
                                                                                                                                                                        x0 \text{ tb} = 0; x1 \text{ tb} = 1; x2 \text{ tb} = 1; x3 \text{ tb} = 1; x3 \text{ tb} = 1; x3 \text{ tb} = 1; x4 \text
                                                                                                                                                                        end
                                                                                  \max_{1} \text{4tol_hr M1}(.x0(x0\_tb), .x1(x1\_tb), .x2(x2\_tb), .x3(x3\_tb), .s0(s0\_tb), .s1(s1\_tb), .f(f\_tb));
     endmodule
```

> Simulation:



Made By: Hossam Ahmed Seyam

Elaborated Design:



> About:

Name: Hossam Ahmed Seyam

LinkedIn: https://www.linkedin.com/in/hossam-seyam-digital-design/

GitHub: https://github.com/HossamSeyam-Hub/Verilog_Projects

Made By: Hossam Ahmed Seyam