


4to1 Mux Hierarchical modeling

➤ Design Diagram:



➤ RTL Code:

We will use the previously designed 2-to-1 multiplexers to construct a 4-to-1 multiplexer.

1-Design Block:

```
`timescale 1ps / 1ps

/*Hossam Ahmed Seyam*/
/*This code is illustrating How to design 4*1 mux using Hierarchical modeling */

module mux_4to1_hr(x0, x1, x2, x3, s0, s1, f);

    input wire x0, x1, x2, x3, s0, s1;           // x0,x1,x2,x3 are mux inputs , s0,s1 is the selectors of the 4*1 mux
    output wire f;                               //mux output

    wire w0, w1;                                //Declare the internal signals

    // First 2*1 mux to select between x0 and x1 based on selector s0
    mux_2to1_g1 m0(.x1(x0), .x2(x1), .s(s0), .f(w0));

    // Second 2*1 mux to select between x2 and x3 based on selector s0
    mux_2to1_df1 m1(.x1(x2), .x2(x3), .s(s0), .f(w1));

    // Third 2*1 mux to select between w0 and w1 based on selector s1, giving final output f
    mux_2to1_bh2 m2(.x1(w0), .x2(w1), .s(s1), .f(f));

endmodule
```

Made By : Hossam Ahmed Seyam

2-Testbench:

```
module mux_4to1_hr_tb();

    reg x0_tb, x1_tb, x2_tb, x3_tb, s0_tb, s1_tb;
    wire f_tb;

    initial
    begin
        x0_tb = 1; x1_tb = 0; x2_tb = 0; x3_tb = 0; s0_tb = 0; s1_tb = 0; #50;
        x0_tb = 1; x1_tb = 0; x2_tb = 0; x3_tb = 1; s0_tb = 0; s1_tb = 1; #50;
        x0_tb = 1; x1_tb = 0; x2_tb = 0; x3_tb = 0; s0_tb = 0; s1_tb = 0; #50;
        x0_tb = 0; x1_tb = 0; x2_tb = 0; x3_tb = 1; s0_tb = 0; s1_tb = 1; #50;

        x0_tb = 0; x1_tb = 0; x2_tb = 1; x3_tb = 0; s0_tb = 1; s1_tb = 0; #50;
        x0_tb = 0; x1_tb = 0; x2_tb = 1; x3_tb = 1; s0_tb = 1; s1_tb = 1; #50;
        x0_tb = 1; x1_tb = 0; x2_tb = 1; x3_tb = 0; s0_tb = 1; s1_tb = 0; #50;
        x0_tb = 1; x1_tb = 0; x2_tb = 1; x3_tb = 1; s0_tb = 1; s1_tb = 1; #50;


        x0_tb = 1; x1_tb = 1; x2_tb = 0; x3_tb = 0; s0_tb = 0; s1_tb = 0; #50;
        x0_tb = 0; x1_tb = 1; x2_tb = 0; x3_tb = 1; s0_tb = 0; s1_tb = 1; #50;
        x0_tb = 0; x1_tb = 1; x2_tb = 0; x3_tb = 0; s0_tb = 0; s1_tb = 0; #50;
        x0_tb = 1; x1_tb = 1; x2_tb = 0; x3_tb = 1; s0_tb = 0; s1_tb = 1; #50;

        x0_tb = 1; x1_tb = 1; x2_tb = 1; x3_tb = 0; s0_tb = 1; s1_tb = 0; #50;
        x0_tb = 1; x1_tb = 1; x2_tb = 1; x3_tb = 1; s0_tb = 1; s1_tb = 1; #50;
        x0_tb = 0; x1_tb = 1; x2_tb = 1; x3_tb = 0; s0_tb = 1; s1_tb = 0; #50;
        x0_tb = 0; x1_tb = 1; x2_tb = 1; x3_tb = 1; s0_tb = 1; s1_tb = 1; #50;
    end

    mux_4to1_hr M1(.x0(x0_tb), .x1(x1_tb), .x2(x2_tb), .x3(x3_tb), .s0(s0_tb), .s1(s1_tb), .f(f_tb));


endmodule
```

➤ Simulation:



Made By : Hossam Ahmed Seyam

➤ Elaborated Design:



➤ About:

Name : Hossam Ahmed Seyam

LinkedIn : <https://www.linkedin.com/in/hossam-seyam-digital-design/>

GitHub : https://github.com/HossamSeyam-Hub/Verilog_Projects

Made By : Hossam Ahmed Seyam