

# bittide: Control Time, Not Flows

First Time Hardware Implementation and Validation

---

Martijn Bastiaan<sup>1</sup> <martijn@qbaylogic.com>



Christiaan Baaij<sup>1</sup> <christiaan@qbaylogic.com>

Martin Izzard<sup>2</sup> <izzard@google.com>



Felix Klein<sup>1</sup> <felix@qbaylogic.com>

Sanjay Lall<sup>2,3</sup> <sanjaylall@google.com>

Tammo Spalink<sup>2</sup> <tammo@google.com>



Hot Interconnects, 2025

<sup>1</sup>QBayLogic

<sup>2</sup>Google DeepMind

<sup>3</sup>Department of Electrical Engineering, Stanford University

# This talk

- Introduction to bittide
- What hardware we built
- What we measured

# Introduction

---

Clock cycle accurate synchronization at datacenter scales

# Promises

Ahead of time scheduling

# Promises

Ahead of time scheduling

Zero in-band overhead

# Promises

Ahead of time scheduling

Zero in-band overhead

Decentralized

# Promises


Ahead of time scheduling

Zero in-band overhead

Decentralized


Simple

# How



FIFO on each incoming link

# How



FIFO on each incoming link

Must not under or overflow

# Clock control

Start with FIFOs half-full

# Clock control

Start with FIFOs half-full

**Speed up** when buffers fill

# Clock control

Start with FIFOs half-full

**Speed up** when buffers fill


**Slow down** when buffers drain

# Clock control

Start with FIFOs half-full

**Speed up** when buffers fill

**Slow down** when buffers drain



## Implementation


---

# System architecture

8 fully connected FPGAs

8 clock synthesizers


External measuring equipment




## **Measurements and validation**

---

# Fully connected





2m



2km


# Hourglass




## RTTs in clock cycles

FPGA	1	2	3	4	5	6	7	8
1								
2		68						
3	<b>1299</b>	68						
4	67	68	68					
5	68	68	68	70				
6	69	67	68	69	69			
7	69	70	69	68	69	68		
8	69	69	69	70	69	70	68	


## Comparison against model



# Aggressive gain



# Scalability



## Conclusion

---

## Summary and contributions

bittide synchronization scheme:

- ahead of time clock cycle scheduling
- zero in-band overhead
- decentralized
- simple

## Summary and contributions

bittide synchronization scheme:

- ahead of time clock cycle scheduling
- zero in-band overhead
- decentralized
- simple

First hardware implementation

- only off the shelf components
- model very closely matches measurements
- clock control incredibly stable

# Thank you

## Open source resources

- **Project website:** [www.bittide.io](http://www.bittide.io)
- **Hardware repository:** [github.com/bittide/bittide-hardware](https://github.com/bittide/bittide-hardware)
- **Clock control simulation:** [github.com/bittide/Callisto.jl](https://github.com/bittide/Callisto.jl)

# Questions?