

# Acceleration of Interactive Multiple Precision Arithmetic Toolbox MuPAT using FMA, SIMD, and OpenMP

Hotaka YAGI <sup>a,1</sup>, Emiko ISHIWATA <sup>a</sup>, and Hidehiko HASEGAWA <sup>b</sup>

<sup>a</sup> *Tokyo University of Science, Japan*

<sup>b</sup> *University of Tsukuba, Japan*

**Abstract.** MuPAT, an interactive multiple precision arithmetic toolbox for use on MATLAB and Scilab enables the users to treat quadruple and octuple precision arithmetics. MuPAT uses DD and QD algorithm that require from 10 to 600 double precision floating-point operations for each operation. That causes taking much time for computation. In order to reduce the execution time in basic matrix and vector operations, FMA, AVX2 and OpenMP are used. We applied these features to MuPAT using the function of MATLAB executable file, and analyzed the performance. Using AVX2 and OpenMP to unit stride memory references and to avoid synchronization can increase the performance of DD operations. We confirm that the effectiveness of AVX2 and OpenMP is depending on the operational intensity.

**Keywords.** Double-Double, Quad-Double, MATLAB, AVX2, Multicore

## 1. Introduction

In floating-point arithmetic, rounding error is unavoidable. The accumulation of rounding errors leads to unreliable and inaccurate results. One of the ways to reduce the rounding errors is the use of high-precision arithmetic. Most of high-precision arithmetics are accomplished by software emulation such as QD library [1].

Our team developed *MuPAT*, an open-source interactive *Multiple Precision Arithmetic Toolbox* [2,3] for use with the MATLAB and Scilab computing environments. MuPAT uses DD (Double-Double) [4] and QD (Quad-Double) [1,4] algorithms which are based on the combination of double precision arithmetic, and excessively long computation times often result. DD and QD arithmetics are possible to accelerate by applying FMA [5], AVX2 [5], and OpenMP [6]. A floating-point multiply-add operation is performed in one step with a single rounding by FMA, four double precisions of data are processed at once with AVX2 instruction, and OpenMP enables thread-level parallelism in a shared memory. We implement the combination of these features, and precisely examine some basic matrix and vector operations for DD arithmetic.

---

<sup>1</sup>Corresponding Author: Graduate student in Department of Applied Mathematics, 1-3 Kagurazaka, Shinjuku-ku, Tokyo 162-8601, Japan; E-mail: 1419521@ed.tus.ac.jp.

## 2. DD Arithmetic

DD (Double-Double) arithmetic [4] is based on the algorithm that enables quasi quadruple precision arithmetic. A DD number is defined by two double precision numbers. A DD vector is defined by two vectors with structure of arrays. DD algorithm requires 10 to 30 of double precision operations for each operation and has data dependency of flow, i.e. the order of computation must be kept. The accuracy of this algorithm consists of the order of the computation.

DD multiplication algorithm [1] can utilize FMA (Fused Multiply-Add). FMA is a floating-point units that can execute double precision multiply-and-add operation in one instruction. Since a double precision multiply-and-add operation is performed in one step via a single rounding FMA instructions, the rounding error is reduced. The algorithms for DD addition and multiplication are shown in Figure 1.

	<i>DD addition (a, b)</i>	<i>DD multiplication (a, b)</i>
1.	$s = a_{hi} \oplus b_{hi}$	$p = a_{hi} \otimes b_{hi}$
2.	$v = s \ominus a_{hi}$	$e = fl(a_{hi} \times b_{hi} - p)$
3.	$eh = a_{hi} \ominus (s \ominus v)$	$e = fl(a_{hi} \times b_{lo} + e)$
4.	$eh = eh \oplus (b_{hi} \ominus v)$	$e = fl(a_{lo} \times b_{hi} + e)$
5.	$eh = eh \oplus (a_{lo} \oplus b_{lo})$	$c_{hi} = p \oplus e$
6.	$c_{hi} = s \oplus eh$	$c_{lo} = e \ominus (c_{hi} \ominus p)$
7.	$c_{lo} = eh \ominus (c_{hi} \ominus s)$	

**Figure 1.** DD addition and multiplication using FMA. The symbols  $\oplus$ ,  $\ominus$ ,  $\otimes$  mean the floating-point operators performed on computer, and the symbols  $+$ ,  $-$ ,  $\times$  mean mathematical operators.  $fl(a \times b + c)$  means FMA.

The number of floating-point operations for DD multiplication is 7 with FMA and 24 without FMA. That for DD addition is 11. DD addition in Figure 1 is called Cray-style [7]. Highly accurate, more expensive (20 times of floating-point operations) algorithm is called IEEE-style [7]. Cray-style is mainly used, because it is faster [8].

We measured the execution time of DD multiplication and multiply-and-add that are repeated  $10^7$  times using FMA. We used Intel Core i7 7820HQ, 2.9 GHz CPU and Intel compiler 18.0.3 with options -O2, -fma, -mavx, -fopenmp, and -fp-model precise.

The execution time of DD multiplication is 0.018 sec, and that of multiply-and-add is 0.048 sec. The ratio for execution time ( $0.048/0.018 = 2.67$ ) and the ratio for the floating-point operations ( $18/7 = 2.57$ ) is almost the same. The number of floating-point operations determine the execution time for scalar operation.

## 3. Performance Prediction

Since the order of computation in DD arithmetic can not be changed, we consider to process multiple data simultaneously for parallelization. The unit time of one operation is not changed, but if multiple results can be obtained in one unit time, then the total execution time is reduced. We examine to accelerate for basic matrix and vector operations. AVX2 instructions [5] can perform the single instruction for four double precision of data. The computational performance increases four times, not the memory performance. OpenMP [6] can be used for a multicore environment. The memory performance and the

computational performance per each core do not change, but it enables to process using multicore. For nested-loop operations, we should discuss which loops to parallelize.

We assume the memory references should be the column order, since MATLAB stores data in column wise. Unit stride memory reference can use the data read by cache line of length of 64 bytes; however, when reading data  $N$ -stride ( $N$  is longer than the length of cache line), each data is read from memory to the register [9].

The performance (= the number of floating-point operations / the execution time [Gflops/sec]) is determined by the memory performance [Gbytes/sec] and the computational performance [Gflops/sec]. For the experiment environment, in the case of single core, the peak computational performance is 5.8 Gflops/sec because there are two FPUs. It increases to 23.2 Gflops/sec by using AVX2. In the case of four cores with AVX2, it is 92.8 Gflops/sec. The peak memory performance is 34.1 Gbytes/sec, because LPDDR3-2133 can handle 8-bytes data with 2,133 MHz of memory clock frequency and two channels.

Table 1 shows the number of floating-point operations, memory references and operational intensity [10] which is floating-point operations per memory references. By comparing the ratio of the computational performance for the memory performance and operational intensity, the bottleneck of the application can be predicted [10]. When operational intensity is higher than 0.17 flops/bytes (5.8/34.1) for single core processing, the execution time is bounded on the time for computation. When lower than 0.17, the execution time is bounded on the time for data transfer. In processing of a single core without parallelization, the problem of DD arithmetic is not the number of memory references, but the number of floating-point operations, as shown in Table 1.

**Table 1.** The number of floating-point operations [flops], the number of memory references [bytes], and operational intensity [flops/bytes] for DD arithmetic. Let  $\alpha \in \mathbb{R}$ ,  $\mathbf{x}, \mathbf{y}, \mathbf{z} \in \mathbb{R}^N$ ,  $A, B, C \in \mathbb{R}^{N \times N}$ .

	floating-point operations	memory references	operational intensity
$\mathbf{y} = \alpha \mathbf{x}$	$7N$	$2N \times 2 \times 8$	$7/32 \simeq 0.22$
$\mathbf{z} = \mathbf{x} + \mathbf{y}$	$11N$	$3N \times 2 \times 8$	$11/48 \simeq 0.23$
$\alpha = \mathbf{x}'\mathbf{y}$	$18N$	$2N \times 2 \times 8$	$18/32 \simeq 0.56$
$\mathbf{y} = A\mathbf{x}$	$18N^2$	$(N^2 + 2N) \times 2 \times 8$	$18/16 \simeq 1.13$
$C = AB$	$18N^3$	$3N^2 \times 2 \times 8$	$O(N)$


## 4. Experiment for Matrix and Vector Operations in DD arithmetic

### 4.1. DD Vector Operations

Vector operations are single loop processing. When we compute the inner product with AVX2, we must sum up the four SIMD register elements after the loop, three scalar additions are needed. In the case of using OpenMP, since we must sum up the  $p$  thread elements after the loop,  $p - 1$  scalar additions are needed. When using both AVX2 and OpenMP, each thread processes a vector of length  $N/p$  using AVX2.


For vector of order  $N = 4,096,000$ , the performance of  $\alpha = \mathbf{x}'\mathbf{y}$  is 2.27 Gflops/sec for serial computing, 7.73 Gflops/sec for AVX2, and 8.20 Gflops/sec for four threads OpenMP. When using AVX2 and OpenMP, the performance is 14.08 Gflops/sec. The

performance of  $\alpha = \mathbf{x}'\mathbf{x}$  is 27 Gflops/sec, which having half of memory references. When using AVX2 and OpenMP, the data supply cannot catch up. Since both inner products are bounded on the computational performance, they have the same tendency of the performance as 2.32 Gflops/sec for serial computing, 8.68 Gflops/sec for AVX2, and 8.42 Gflops/sec for OpenMP in Figure 2. For memory bounded operations, the upper bound of performance can be predicted by the roofline model [10]. The upper bound is the product of memory performance and operational intensity in Table 1, i.e. the performance levels is 74% ( $14.08/(34.1*0.56)$ ).



**Figure 2.** Performances [Gflops/sec] of inner products  $\mathbf{x}'\mathbf{y}$  and  $\mathbf{x}'\mathbf{x}$ .

Since the operational intensity of scalar multiplication of vector (0.22) and vector addition (0.23) are smaller than that of inner product (0.56), we can predict the upper bound of these performances are half or less than that of inner product. As shown in Figure 3, these operations have little improvement in performance.



**Figure 3.** Performances [Gflop/sec] of  $\mathbf{y} = \alpha\mathbf{x}$ ,  $\mathbf{z} = \mathbf{x} + \mathbf{y}$ , and  $\mathbf{z} = \alpha\mathbf{x} + \mathbf{y}$  with and without using AVX2.

Even OpenMP is used, the situation is the same. The operational intensity of  $\mathbf{axpy}$  is 0.38 and this value is higher than that of scalar multiplication of vector and vector

addition. When using AVX2, we can estimate that the upper bound of performance of  $\text{axpy}$  is higher. For the vector of order  $N = 4,096,000$ , the execution time of  $\text{axpy}$  is 0.033 sec when serial computing. This time is longer than 0.023 sec for that of the vector addition. However, when we use AVX2, the execution time of  $\text{axpy}$  is 0.023 sec and that of vector addition is 0.022 sec, as almost the same. Since the workload of memory reference is same for these two operations, the time for computation is reduced by AVX2.


Since the operational intensity of IEEE-style is higher than that of Cray-style, we can predict that the upper bound of performance in IEEE-style is higher. When we use AVX2 and OpenMP both for the inner product for same  $N$ , the execution time of Cray-style is 0.0052 sec and that of IEEE-style is 0.0054 sec. Although the number of floating-point operations for IEEE-style is larger, the execution time is almost the same.

#### 4.2. DD Matrix-Vector Multiplication

$y_i = \sum a_{i,j}x_j$  indicates the matrix-vector multiplication. Matrix-vector multiplication can be implemented in two ways whether reading memory is in the row order or column order. The algorithm is differed, as shown in Figure 4 of PDOT and PB. We use letter P to represent the shape of Panel, and letter B to represent the shape of Block [11]. Hereafter, the loops in the program is called first, second, and third from the innermost.

##### 4.2.1. AVX2

Since matrix-vector multiplication has nested loops, we should consider the way to use AVX2. The four ways of using AVX2 are shown in Figure 4. Letter  $v$  means vector and letter  $s$  means scalar.




**Figure 4.** Layered approach to implementing AVX2 to PDOT or PB for  $y = Ax$ . The number 1, 2, 3, 4 indicates the position of SIMD register.

Table 2 shows the number of instructions in the loops. There are two advantages in  $\text{PDOT}_{\text{PB}}$  and  $\text{PB}_{\text{PB}}$ , because the number of operations is reduced by using  $\text{vmuladd}$  instead of  $\text{smuladd}$ , and the workload of loading is reduced by using  $\text{vload}$  instead of  $\text{sload}$ . Although  $\text{PDOT}_{\text{PDOT}}$  can use  $\text{vmuladd}$ , there are no advantages in  $\text{PDOT}_{\text{PDOT}}$  and  $\text{PB}_{\text{PDOT}}$ , because the number of  $\text{sload}$  is increased and cannot use  $\text{vstore}$  due to having synchronization ( $\text{sadd}$ ). For  $\text{PB}_{\text{PDOT}}$ , the synchronization ( $\text{sadd}$ ) is serious, because it is computed during the first loop.

**Table 2.** Difference in the instructions of the way to implementing AVX2 for  $y = Ax$ . Within the round brackets represent the number of double precision instructions for an instruction.

	PDOT	PDOT <sub>PB</sub>	PDOT <sub>PDOT</sub>	PB	PB <sub>PB</sub>	PB <sub>PDOT</sub>
<i>sload</i> (2)				1		
<i>broadcast</i> (2)					1	
<i>vload</i> (2)						1
<i>sload</i> (2)	2		4	2		5
<i>vload</i> (2)		1	1		2	
<i>broadcast</i> (2)		1				
<i>smuladd</i> (18)	1			1		
<i>vmuladd</i> (18)		1	1		1	
<i>sadd</i> (11)						4
<i>vmul</i> (7)						1
<i>sstore</i> (2)				1		1
<i>vstore</i> (2)					1	
<i>sadd</i> (11)			3			
<i>sstore</i> (2)	1		1			
<i>vstore</i> (2)		1				



**Figure 5.** Performances [Gflops/sec] using AVX2 to PDOT and PB for  $y = Ax$ .

**Table 3.** Performances [Gflops/sec] using AVX2 to PDOT and PB for  $y = Ax$ .


	PDOT	PDOT <sub>PB</sub>	PDOT <sub>PDOT</sub>	PB	PB <sub>PB</sub>	PB <sub>PDOT</sub>
500	2.06	5.81	5.40	3.02	7.42	3.18
1,000	1.60	5.01	2.19	3.40	10.24	3.69
2,500	1.25	4.96	1.64	3.55	11.97	3.89

Using AVX2 in the column order as PDOT<sub>PB</sub> and PB<sub>PB</sub> are faster than using AVX2 in the row order as PDOT<sub>PDOT</sub> and PB<sub>PDOT</sub>, because reading data in column order can be used *vload*. For PDOT<sub>PB</sub> and PB<sub>PB</sub>, the performance is nearly four times higher than the without using AVX2, because the time for computation is reduced by *vmuladd*. Especially, PB<sub>PB</sub> is more higher because of unit stride memory references. Since PDOT<sub>PDOT</sub> uses *vmuladd*, performance is increased when the order of matrix  $N = 500$ . For PB<sub>PDOT</sub>, the performance is increased little due to *sload* and *sadd* for all of the  $N$ . For a problem the execution time is bounded on the time for the computation, the performance

can be improved when the number of floating-point operations can be reduced by AVX2 *vmuladd* instruction without overhead such as using *sadd* and *sload* instruction.

#### 4.2.2. AVX2 + OpenMP

We do not parallelize first loop, because unit stride memory reference is disturbed. When the pragma directive is used for the second loop of DD matrix-vector multiplication of the order  $N$  for PDOT, PDOT<sub>PB</sub> and PDOT<sub>PDOT</sub>, each thread computes the vector of the order  $N/p$  respectively. These vectors are merged into the vector order of  $N$  vertically. In this case, synchronization is not required. For PB, PB<sub>PB</sub>, and PB<sub>PDOT</sub>, each thread computes the partial sum of the vectors of order  $N$  respectively. The result is obtained by summing up of partial sums of  $p$  worker vectors. This summing up requires  $p - 1$  vector additions.



**Figure 6.** Performances [Gflops/sec] using OpenMP, and using AVX2 to PDOT and PB for  $y = Ax$ .

**Table 4.** Performances [Gflops/sec] using OpenMP, and using AVX2 to PDOT and PB for  $y = Ax$ .

	PDOT	PDOT <sub>PB</sub>	PDOT <sub>PDOT</sub>	PB	PB <sub>PB</sub>	PB <sub>PDOT</sub>
500	5.36	10.13	9.60	6.90	11.29	7.44
1,000	5.36	10.34	7.20	10.50	22.31	11.46
2,500	4.96	10.58	6.11	12.77	25.63	14.72


As shown in Table 4, the performance is improved by OpenMP, and PDOT and PB using OpenMP individually have better performance than using AVX2 individually to PDOT<sub>PDOT</sub> and PB<sub>PDOT</sub>. By comparing the ratio of the computational performance by the memory performance and operational intensity, the operational intensity of matrix-vector multiplication is 1.13 and it is lower than 2.7 ( $=92.8/34.1$ ), we can predict that this operation is bounded on memory performance. Therefore, even if the amount of computation can be reduced to 1/4 by using AVX2, the execution time can not be reduced due to memory references. In fact, when AVX2 is used with OpenMP, the performance do not increase four times, as shown in Table 4.

For memory bounded operations, the upper bound of performance can predict by the product of memory performance and operational intensity, i.e. the performance levels is 67% ( $25.63/(34.1 \times 1.13)$ ).

We can predict that the upper bound of performance is higher in IEEE-style as shown in section 4.1. When using both of AVX2 and OpenMP for the matrix-vector multiplication of matrix of order  $N = 2,500$ , the execution time of Cray-style is 0.0044 sec and that of IEEE-style is 0.0043 sec.

#### 4.3. DD Matrix-Matrix Multiplication

AVX2 can be used to the matrix-vector multiplication and the performance is improved when repeating it. The matrix multiplication ( $y_{ij} = \sum a_{jk}x_{kj}$ ) with index  $j-k-i$  order structure has no synchronizations and unit stride memory reference. This structure is the same structure as matrix-vector multiplication. For other structures, when the index of the first loop is  $k$  and  $j$ , reading the data of  $A$  and  $X$  is non-unit stride memory references, respectively. For the  $k-j-i$  order structure, synchronization for OpenMP is required. For this reasons, we use the  $j-k-i$  order structure. We then discuss which loops to parallelize for this structure. Parallelizing the third loop does not require synchronization, but parallelizing the second loop requires synchronization. The result of parallelizing the third loop and the second loop of matrix multiplication of  $j-k-i$  order structure for  $PB_{PB}$  is shown in Figure 7.



**Figure 7.** Performances [Gflops/sec] using both AVX2 and OpenMP (parallelizing Third loop and Second loop) for  $Y = AX$ .

For the case that matrix of order  $N = 2,500$ , the performance of  $PB_{PB}$  is 42.98 Gflops/sec. For the order of matrix of order  $N = 560$ , the performance is peak, i.e. 57.31 Gflops/sec and the performance levels of 61.76%. For the serial computing, the performance is 3.56 Gflops/sec. The performance is from 40 Gflops/sec to 60 Gflops/sec when parallelizing third loop. However, when parallelizing second loop, the performance is from 30 Gflops/sec to 50 Gflops/sec.

Since, the operational intensity of matrix multiplication is too large as  $O(N)$ , the execution time is bounded on time for computation. For parallelizing third loop, the per-



formance improve almost theoretically 16 times by utilizing both AVX2 and OpenMP. For other operations such as vector operations and matrix-vector operations, the performances are not increased theoretically, because their operational intensity is lower than 2.7 ( $=92.8/34.1$ ).

#### 4.4. Summary

For DD vector operations, the way to use AVX2 and OpenMP is one. When the operational intensity is low such as vector addition and scalar multiplication of vector, the performance is increased little. However, for inner product which have more than twice of operational intensity, the performance is increased to almost the upper bound of 94%.

For DD matrix-vector operations that have nested loops, the way to use AVX2 and OpenMP should be considered. In order to achieve high performance by AVX2, it is necessary to avoid synchronization and using AVX2 loading instructions, not the set of scalar loading instructions. Using AVX2 in this way, the number of floating-point operations can be reduced almost 1/4, and the performance can be increased. Since the operational intensity is high as twice as inner product, the performance is increased to almost the upper bound of 85% when using both AVX2 and OpenMP.

For DD matrix multiplication, the performance degraded after the peak, using both AVX2 and OpenMP are not enough to optimize. However, when using AVX2 in the effective way, the performance increases almost theoretically and the execution time is reduced, because its operational intensity is so high.

## 5. Conclusion

In response to demands for ways to facilitate high-precision arithmetic with an interactive computing environment, we developed MuPAT on Scilab/MATLAB. MuPAT uses DD arithmetic that requires large number of floating-point operations. Executing DD arithmetic takes much time for computation. It is possible to offload to outer C function by MATLAB executable file and use FMA, AVX2, OpenMP supported by modern CPU.

Since FMA can reduce the number of floating-point operations, we assume to use FMA. For matrix-vector multiplication and matrix multiplication, there is some way to use AVX2 and OpenMP. For using AVX2, when loading, computing, and storing is executed with four pack of double precision numbers, the performance is increased. To execute AVX2 loading, computing, and storing instructions, we should avoid synchronization and avoid using four scalar loading instruction. For using OpenMP, we should avoid synchronization and avoid disturbing unit stride memory references. DD matrix-vector multiplication and matrix multiplication can be implemented in these way.

The innermost structures of inner products, matrix-vector multiplication, and matrix multiplication are the one multiply-and-add. MuPAT on Scilab is implemented these three operations into one as matrix multiplication routine. Since the way of implementation to increase the performance for these three operations are different, MuPAT on MATLAB is implemented as three different routines. There is the trade-off between high performance program and general purpose program.

The effectiveness of AVX2 and OpenMP is depending on the operational intensity. Although the performance become almost the upper bound, it does not mean that the

execution time is reduced theoretically. Reducing the number of memory references and increasing the number of floating-point operations let the operational intensity become high. For DD arithmetic, using large routines such as axpy and using IEEE-style can increase the operational intensity. As a result, the performance can be increased with almost the same execution time before increasing the operational intensity.

Even the DD arithmetic, matrix and vector operations are bounded on the memory performance except for matrix multiplication. Recent CPUs can hide the computational workload of these operations in DD arithmetic by using FMA, AVX2, and OpenMP. The next problem for some matrix and vector operations in DD arithmetic is the number of memory references.

## Acknowledgment

This research was supported by a grant from the Japan Society for the Promotion of Science (JSPS: JP17K00164).

## References

- [1] Y. Hida, X. S. Li, and D. H. Bailey, QD arithmetic: algorithms, implementation, and application, Technical Report LBNL-46996, Lawrence Berkeley National Laboratory, 2000.
- [2] S. Kikkawa, T. Saito, E. Ishiwata, and H. Hasegawa, Development and acceleration of multiple precision arithmetic toolbox MuPAT for Scilab, *JSIAM Letters* **5** (2013), 9-12.
- [3] MuPAT on MATLAB. <https://www.ed.tus.ac.jp/1419521/index.html>
- [4] T. J. Dekker, A floating-point technique for extending the available precision, *Numerische Mathematik* **18** (1971), 224-242.
- [5] Intel Intrinsics Guide. <https://software.intel.com/sites/landingpage/IntrinsicsGuide/>
- [6] L. Dagum, and R. Menon, OpenMP: An Industry-Standard API for Shared-Memory Programming, *IEEE Computational Science & Engineering* **5** (1998), 46-55.
- [7] I. Yamazaki, S. Tomov, T. Dong, J. Dongarra, Mixed-precision orthogonalization scheme and adaptive step size for improving the stability and performance of CA-GMRES on GPUs, in: Proceedings of International Meeting on High Performance Computing for Computational Science (VECPAR), 2014, 17-30.
- [8] X. S. Li et al., Design, Implementation and Testing of Extended and Mixed Precision BLAS, *ACM Transactions on Mathematical Software* **28** (2002), 152-205.
- [9] K. Dowd and C. Severance, High Performance Computing, 2nd Edition, *O'Reilly*, 1998.
- [10] S. Williams, A. Waterman, and D. Patterson, Roofline: An insightful visual performance model for multicore architectures, *Communications of the ACM* **52** (2009), 65-76.
- [11] K. Goto, and R. van de Geijn, Anatomy of High-Performance Matrix Multiplication, *ACM Transactions on Mathematical Software* **34** (2008), Article 12 (25 pages).