TI DSP, MCU, Xilinx Zynq FPGA 기반의 프로그래밍전문가 과정

<펌웨어 프로그래밍> 2018.05.10 - 51일차

강사 – Innova Lee(이상훈) gcccompil3r@gmail.com

학생 – 안상재 sangjae2015@naver.com

1. main()

```
#include "HL_sys_common.h"
#include "HL_system.h"
#include "HL_het.h"

int main(void)
{
   hetInit();
   while(1);
   return 0;
}
```

2. main() => hetInit()

```
void hetInit(void)
{
    /** - Set HET pins default output value */
    hetREG1->DOUT = (uint32)((uint32)0x00000000U); // NHET 핀의 출력을 0으로 초기화함
    /** - Set HET pins direction */
    hetREG1->DIR = (uint32) 0x00000400U; // NHET[10]번 핀의 방향을 출력으로 설정
    /** - Set HET pins open drain enable */
    hetREG1->PDR = (uint32) 0x00000000U;
    /** - Set HET pins pullup/down enable */
    hetREG1->PULDIS = (uint32) 0x00000000U;
    /** - Set HET pins pullup/down select */
    hetREG1->PSL = (uint32) 0x000000000U;
    /** - Set HET pins high resolution share */
    hetREG1->HRSH = (uint32) 0x0000F00FU; // NHET[0]-NHET[1] , NHET[2]-NHET[3] , NHET[12]-
NHET[13], NHET[14]-NHET[15] 공유
    /** - Set HET pins AND share */
    hetREG1->AND = (uint32) 0x00000000U;
    /** - Set HET pins XOR share */
    hetREG1->XOR = (uint32) 0x00000000U;
    hetREG1->PFR = (uint32)((uint32) 0x00000600U) // LRPFC 를 64분주함
   /** - Parity control register
         - Enable/Disable Parity check
    hetREG1->PCR = (uint32) 0x00000005U; // 패리티 체크 disable
    /** - Fill HET RAM with opcodes and Data */
    /*SAFETYMCUSW 94 S MR:11.1,11.2,11.4 <APPROVED> "HET RAM Fill from the table - Allowed as
per MISRA rule 11.2" */
    /*SAFETYMCUSW 95 S MR:11.1,11.4 <APPROVED> "HET RAM Fill from the table - Allowed as per
MISRA rule 11.2" */
    /*SAFETYMCUSW 95 S MR:11.1,11.4 <APPROVED> "HET RAM Fill from the table - Allowed as per
MISRA rule 11.2" */
    (void)memcpy((void *)hetRAM1, (const void *)het1PROGRAM, sizeof(het1PROGRAM));
```

- HETHRSH

23.4.13 HR Share Control Register (HETHRSH)

N2HET1: offset = FFF7 B834h; N2HET2: offset = FFF7 B934h

Figure 23-68. HR Share Control Register (HETHRSH)

| 31 | | | | | | | 16 | | | |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|--|--|--|
| | Reserved | | | | | | | | | |
| | R-0 | | | | | | | | | |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | |
| HR SHARE31/30 | HR SHARE29/28 | HR SHARE27/26 | HR SHARE25/24 | HR SHARE23/22 | HR SHARE21/20 | HR SHARE19/18 | HR SHARE17/16 | | | |
| R/W-0 | | | |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| HR SHARE15/14 | HR SHARE13/12 | HR SHARE11/10 | HR SHARE9/8 | HR SHARE7/6 | HR SHARE5/4 | HR SHARE3/2 | HR SHARE1/0 | | | |
| R/W-0 | | | |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 23-29. HR Share Control Register (HETHRSH) Field Descriptions


| Bit | Field | Value | Description |
|--|----------|-------|--|
| 31-16 | Reserved | 0 | Reads return 0. Writes have no effect. |
| 15-0 | HRSHARE | | HR Share Bits |
| | n+1 / n | | Enables the share of the same pin for two HR structures. For example, if bit HRSHARE1/0 is set, the pin HET[0] will then be connected to both HR input structures 0 and 1. |
| | | | Note: If HR share bits are used, pins not connected to HR structures (the odd number pin in each pair) can be accessed as general inputs/outputs. |
| | | 0 | HR Input of HET[n+1] and HET[n] are not shared. |
| 1 HR Input of HET[n+1] and HET[n] are shared; both measure pin H | | | HR Input of HET[n+1] and HET[n] are shared; both measure pin HET[n]. |

- HETPCR

23.4.26 Parity Control Register (HETPCR)

N2HET1: offset = FFF7 B874h; N2HET2: offset = FFF7 B974h

Figure 23-81. Parity Control Register (HETPCR)



LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

Table 23-42. Parity Control Register (HETPCR) Field Descriptions

| Bit | Field | Value | Description | | | | | | |
|------|------------|--------|---|--|--|--|--|--|--|
| 31-9 | Reserved | 0 | Reads return 0. Writes have no effect. | | | | | | |
| 8 | TEST | | Test Bit. When this bit is set, the parity bits are mapped into the peripheral RAM frame to make them accessible by the CPU. | | | | | | |
| | | 0 | Read: Parity bits are not memory mapped. | | | | | | |
| | | | Write: Disable mapping. | | | | | | |
| | | 1 | Read: Parity bits are memory mapped. | | | | | | |
| | | | Write: Enable mapping. | | | | | | |
| 7-4 | Reserved | 0 | Reads return 0. Writes have no effect. | | | | | | |
| 3-0 | PARITY_ENA | | Enable/disable parity checking. This bit field enables or disables the parity check on read operations and the parity calculation on write operations. If parity checking is enabled and a parity error is detected the N2HET_UERR signal is activated. | | | | | | |
| | | 5h | Read: Parity check is disabled. | | | | | | |
| | | | Write: Disable checking. | | | | | | |
| | | Others | Read: Parity check is enabled. | | | | | | |
| | | | Write: Enable checking. | | | | | | |

(void)memcpy((void *)hetRAM1, (const void *)het1PROGRAM, sizeof(het1PROGRAM));

- het1PROGRAM 의 데이터를 hetRAM1으로 복사함.
- N2HET instruction set 의 CNT 명령어에 대한 데이터 시트 내용 23.6.3.8 CNT (Count)

CNT { Syntax

[brk={OFF | ON}]

[next={label | 9-bit unsigned integer}] [reqnum={3-bit unsigned integer}] [request={NOREQ | GENREQ | QUIET}]

[angle_count={OFF | ON}] [reg={A | B | T | NONE}] [comp ={EQ | GE}] [irq={OFF | ON}] [control={OFF | ON}]

max={25-bit unsigned integer} [data={25-bit unsigned integer]

Figure 23-134, CNT Program Field (P31:P0)

| 31 | 26 | 25 | 23 | 22 | 21 | | 13 | 12 | 9 | 8 | 7 | 6 5 | 4 1 | 0 |
|----|----|---------------|----|-----|----|----------------------|----|----|------|-------------|---------|-----------------|------|----------|
| 0 | | Reque Numb | | BRK | | Next program address | | (| 0110 | Angle count | Registe | Comp. select | Res. | Int. ena |
| 0 | | 0 | | - | | | | | | 4 | | 4 | | 4 |

Figure 23-135. CNT Control Field (C31:C0)



Figure 23-136. CNT Data Field (D31:D0)

| | 31 7 | 6 0 |
|---|------|----------|
| [| Data | Reserved |
| | 25 | 7 |

Cycles

One or two

One cycle (time mode), two cycles (angle mode)

Register modified

Selected register (A, B or T)

Description

This instruction defines a virtual timer. The counter value stored in the data field [D31:7] is incremented unconditionally on each execution of the instruction when in time mode (angle count bit [P8] = 0). When the count reaches the maximum count specified in the control field, the counter is reset. It takes one cycle in this mode.

In angle mode (angle count bit [P8] = 1), CNT needs data from the software angle generator (SWAG). When in angle count mode the angle increment value will be 0 or 1. It takes two cycles in this mode.

angle_count

Specifies when the counter is incremented. A value of ON causes the counter value to be incremented only if the new angle flag is set (NAF global = 1). A value of OFF increments the counter each time the CNT instruction is executed.

Default value for this field is OFF.

comp

When set to EQ the counter is reset, when it is equal to the maximum

When set to GE the counter is reset, when it is greater or equal to the maximum count.

Default: GE.

irq

ON generates an interrupt when the counter overflows to zero. The interrupt is not generated until the data field is reset to zero. If irq is

set to OFF, no interrupt is generated.

Default: OFF.

max

Specifies the 25-bit integer value that defines the maximum count value allowed in the data field. When the count in the data field is equal to max, the data field is reset to 0 and the Z system flag is set

data

Specifies the 25-bit integer value serving as a counter.

Default: 0.