TI DSP, MCU 및 Xilinx Zynq FPGA 프로그래밍 전문가 과정

강사 - Innova Lee(이상훈)
gcccompil3r@gmail.com
학생 - 최대성
c3d4s19@naver.com

Cortex-M4 부트 코드 분석

```
Reset handler
Reset_Handler PROC
EXPORT Reset_Handler
IMPORT SystemInit
IMPORT __main
                                                 [WEAK]
            FPU settings:
                    R0, =0xE000ED88
R1,[R0]
R1,R1,#(0xF << 20)
            LDR
LDR
                                               ; Enable CP10,CP11
                  R1, [R0]
                    RO, =SystemInit
            BLX
LDR
                    R0, =__main
            BX
ENDP
                   RO
Dummy Exception Handlers (infinite loops which can be modified)
                 PROC
NMI_Handler
            EXPORT NMLHandler
                                                [WEAK]
           ENDP
HardFault_Handler₩
            EXPORT HardFault_Handler
                                                  [WEAK]
```

Reset_Handler PROC

-> 함수명

EXPORT Reset_Handler

-> 함수 외부에서 사용 가능하게 함

IMPORT SystemInit

IMPORT __main

-> SystemInit, __main 함수 불러오기

LDR R0, =0xE0000ED88

-> R0에 주소값 0xE0000ED88 넣기

<0xE0000ED88을 ARM 데이터시트에서 찾아보면>

Table 4-1 System control registers (continued)

Address	Name	Туре	Reset	Description
0xE000ED64	ID_ISAR1	RO	0x02112000	Instruction Set Attributes Register 1
0xE000ED68	ID_ISAR2	RO	0x21232231	Instruction Set Attributes Register 2
0xE000ED6C	ID_ISAR3	RO	0x01111131	Instruction Set Attributes Register 3
0xE000ED70	ID_ISAR4	RO	0x01310102	Instruction Set Attributes Register 4
0xE000ED88	CPACR	RW	-	Coprocessor Access Control Register
0xE000EF00	STIR	WO	0x00000000	Software Triggered Interrupt Register

- a. Bits [10:8] are reset to zero. The ENDIANNESS bit, bit [15], can reset to either state, depending on the
- b. BFAR and MFAR are the same physical register. Because of this, the BFARVALID and MFAEVALID bits are

Coprocessor Access Control Register

The CPACR register specifies the access privileges for coprocessors. See the register summary in Cortex-M4F floating-point system registers for its attributes. The bit assignments are:

31 30 29 28 27 26 25 24	23 22	21 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserved	CP11	CP10									F	tes	erve	be								

Table 4-50 CPACR register bit assignment

Bits	Name	Function
[31:24]	-	Reserved. Read as Zero, Write Ignore.
[2n+1:2n] for n values 10 and 11	CPn	Access privileges for coprocessor n. The possible values of each field are 0b00 = Access denied. Any attempted access generates a NOCP UsaceFault.
		6b01 = Privileged access only. An unprivileged access generates a NOCP fault.
		<pre>0b10 = Reserved. The result of any access is Unpredictable. 0b11 = Full access.</pre>
[19:0]	ş-	Reserved. Read as Zero, Write Ignore.

-> CP11, CP10 해당 비트는 부동소수점 사용 권한결정

LDR R1,[R0]

-> R1에 R0주소에 있는 값 불러오기

ORR R1,R1,#(0xF << 20)

-> R1에 있는 레지스터의 20~23번 비트를 1로 세팅

STR R1,[R0]

-> R1를 R0 메모리 주소에 넣는다

LDR R0,=SystemInit

-> RO에 함수 SystemInit의 주소값 넣기

BLX R0

-> 복귀주소 저장하고 RO주소의 함수로 넘어감

< SystemInit 함수>

RCC->CR |= (uint32_t)0x00000001;

-> HSION 비트 1로 세팅하여 HIS oscilator on

6.3.1 RCC clock control register (RCC_CR)

Address offset: 0x00

Reset value: 0x0000 XX83 where X is undefined.

Access: no wait state, word, half-word and byte access

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Reserved	erved	PLLSAI RDY	PLLSAI ON	PLLI2S RDY	PLLI2S ON	PLLRD Y	PLLON		Rese	erved		CSS ON	HSE BYP	HSE RDY	HSE ON
		r	rw	r	rw	r	rw					rw	rw	r	rw	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				HSIC	AL[7:0]					н	SITRIM[4	:0]		Res.	HSI RDY	HSION
	r	r	r	r	r	r	r	r	rw	rw	rw	rw	rw		r	rw

Bit 0 HSION: Internal high-speed clock enable

Set and cleared by software.

Set by hardware to force the HSI oscillator ON when leaving the Stop or Standby mode or in case of a failure of the HSE oscillator used directly or indirectly as the system clock. This bit cannot be cleared if the HSI is used directly or indirectly as the system clock.

0: HSI oscillator OFF

1: HSI oscillator ON

RCC->CFGR = 0x000000000;

->Clock configuration 레지스터 리셋

6.3.3 RCC clock configuration register (RCC_CFGR)

Address offset: 0x08

Reset value: 0x0000 0000

Access: 0 ≤ wait state ≤ 2, word, half-word and byte access

1 or 2 wait states inserted only if the access occurs during a clock source switch

3	11	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	MCO2		MCO2 PRE[2:0]			MC	MCO1 PRE[2:0]			R MCO1			:0]			
n	w		rw	rw	rw	rw	rw	rw	rw	rw		rw	rw	rw	rw	rw
1	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PPRE2[2:0]			PPRE1[2:0]			Poss	Reserved		HPRE	E[3:0]		SWS1	SWS0	SW1	SW0
n	w			Rese	SIVEU	rw	rw rw			r	r	rw	rw			

RCC->CR &= (uint32_t)0xFEF6FFFF;

-> CR레지스터의 HSEON, CSSON, PLLON비트 0으로

Bit 24 PLLON: Main PLL (PLL) enable

Set and cleared by software to enable PLL.

Cleared by hardware when entering Stop or Standby mode. This bit cannot be reset if PLL clock is used as the system clock.

0: PLL OFF 1: PLL ON

Bit 19 CSSON: Clock security system enable

Set and cleared by software to enable the clock security system. When CSSON is set, the clock detector is enabled by hardware when the HSE oscillator is ready, and disabled by hardware if an oscillator failure is detected.

Clock security system OFF (Clock detector OFF)

1: Clock security system ON (Clock detector ON if HSE oscillator is stable, OFF if not)

Bit 16 HSEON: HSE clock enable

Set and cleared by software.

Cleared by hardware to stop the HSE oscillator when entering Stop or Standby mode. This bit cannot be reset if the HSE oscillator is used directly or indirectly as the system clock.

0: HSE oscillator OFF

RCC->PLLCFGR = 0X24003010;

-> PLL 리셋

6.3.2 RCC PLL configuration register (RCC_PLLCFGR)

Address offset: 0x04

Reset value: 0x2400 3010

Access: no wait state, word, half-word and byte access.

This register is used to configure the PLL clock outputs according to the formulas.

- f_(VCO clock) = f_(PLL clock input) × (PLLN / PLLM)
- $f_{(PLL \text{ general clock output})} = f_{(VCO \text{ clock})} / PLLP$
- f_(USB OTG FS, SDIO, RNG clock output) = f_(VCO clock) / PLLQ

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Rese	erved		PLLQ3	PLLQ2	PLLQ1	PLLQ0	Reserv	PLLSR C		Reserved				PLLP0
				rw	rw	rw	rw	ed	rw	1			rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserv	PLLN										PLLM4	PLLM3	PLLM2	PLLM1	PLLM0
ed	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	ΓW	rw	rw	rw

RCC->CR &= (uint32 t)0xFFFBFFFF;

-> HSEBYP 비트 0으로 세팅

Bit 18 HSEBYP: HSE clock bypass

Set and cleared by software to bypass the oscillator with an external clock. The external clock must be enabled with the HSEON bit, to be used by the device.

The HSEBYP bit can be written only if the HSE oscillator is disabled.

0: HSE oscillator not bypassed

1: HSE oscillator bypassed with an external clock

RCC -> CIR = 0x000000000;

-> 모든 인터럽트 비활성화

6.3.4 RCC clock interrupt register (RCC_CIR)

Address offset: 0x0C

Reset value: 0x0000 0000

Access: no wait state, word, half-word and byte access

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Rese	rved			CSSC	PLLSAI RDYC	PLLI2S RDYC	PLL RDYC	HSE RDYC	HSI RDYC	LSE RDYC	LSI RDYC	
								w	w	w	w	w	w	w	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reserv	PLLSAI RDYIE	PLLI2S RDYIE	PLL RDYIE	HSE RDYIE	HSI RDYIE	LSE RDYIE	LSI RDYIE	CSSF	PLLSAI RDYF	PLLI2S RDYF	PLL RDYF	HSE RDYF	HSI RDYF	LSE RDYF	LSI RDYF
ed	rw	rw	rw	rw	rw	rw	rw	г	r	r	r	г	r	r	г

#ifdef DATA_IN_ExtSRAM

SystemInit_ExtMemCtl();

#endif

-> 추가한 외부 물리메모리가 있는 경우

SystemInit_ExtMemCtl() 함수로 초기화

SetSysClock();

-> SetSysClock()함수 들어가기

<SetSysClock() 함수>

```
***
** @brief System Clock Source, PLL 곱셈기 & 나눗셈기, AHB/APBx Prescalers와 Flash 설정을 구성한다.
* @Note 이 함수는 RCC Clock 구성을 Default Reset State로 Reset하기 위해 단 한 번만 호출된다.
* @param None
*@retval None
static void SetSvsClock(void)
 //
PLL (clocked by HSE)을 System Clock Source로 사용한다.
//
__IO uint32_t StartUpCounter = 0, HSEStatus = 0;
/+ HSE를 활성화 +/
RCC->CR I= ((uint32_t)RCC_CR_HSEON);
/* Time Out되서 종료되거나 HSE가 종료될때까지 대기한다. */
do
f
HSE_STARTUP_TIMEOUT의 값은 0x05000
if ((RCC->CR & RCC_CR_HSERDY) != RESET) RESET = 0
  HSEStatus = (uint32_t)0x01;
  HSEStatus = (uint32_t)0x00;
if (HSEStatus == (uint32_t)0x01)
  ', '+ High Performance Mode를 활성화하고, System Frequency를 168 MHz로 올린다. */
RCC->APB1ENR |= RCC_APB1ENR_PWREN;
PWR->CR |= PWR_CR_PMODE; RCC->APB1ENR |= RCC_APB1ENR_PWREN;
  /* HCLK = SYSCLK / 1*/
RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
  /* PCLK2 = HCLK / 2*/
RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
  /* PCLK1 = HCLK / 4*/
RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
  /* main PLL을 구성한다. */
RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
(RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
  /+ main PLL을 활성화 +/
RCC->CR |= RCC_CR_PLLON;
  /* main PLL이 준비될때까지 대기한다. */
while((RCC->CR & RCC_CR_PLLRDY) == 0)
  /* Flash Prefetch, Instruction Cache, Data Cache를 구성하고 대기 상태 */
FLASH->ACR = FLASH_ACR_ICEN | FLASH_ACR_LATENCY_5WS;
  /* System Clock Source로 main PLL을 선택한다. */
RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
RCC->CFGR |= RCC_CFGR_SW_PLL;
  /* System Clock Source로 main PLL이 사용될때까지 대기한다. +/
while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
élse
{ /* HSE가 Start-Up에 실패하면 Application은 잘못된 Clock을 구성할 것이다.
사용자(학생분들)가 이러한 오류를 다루기 위한 Code를 이곳에 추가하면 된다. */
```

HSION -> Internal high-speed clock enable

HSI oscillator 관련 링크

http://www.rfdh.com/bas_rf/begin/osc.htm

PLL -> 고주파 생성 회로

PLL관련 자료 링크

https://m.blog.naver.com/PostView.nhn?blogId=nuevac ancion&logNo=120029869435&proxyReferer=https%3 A%2F%2Fwww.google.com%2F