Xilinx Zynq FPGA, TI DSP, MCU기반의 프로그래밍 및 회로 설계 전문가 과정

강사 - Innov (이상훈) gcccompil3r@gmail.com 학생 - 이유성 dbtjd1102@naver.com

RTI Code분석

메인함수

```
4 int main(void)
75 {
76 /* USER CODE BEGIN (3) */
77 /* USER CODE END */
78 rtiInit();
79
      gioSetDirection(hetPORT1,0xFFFFFFFF);
30
31
      rtiEnableNotification(rtiREG1,rtiNOTIFICATION_COMPARE0);
32
33
      _enable_IRQ_interrupt_();
35
      rtiStartCounter(rtiREG1,rtiCOUNTER_BLOCK0);
36
37
38
39
      while(1);
90
)1
       return 0;
12 }
)4 void rtiNotification(rtiBASE_t *rtiREG, uint32 notification)
                                                                         //wint =unsigned int
)5 {
16
       gioSetPort(hetPORT1,gioGetPort(hetPORT1)^0x000000001);
97 }
18
```


```
void rtiInit(void)
/* USER CODE BEGIN (2) */
/* USER CODE END */
   /** @b Initialize @b RTI1: */
   /** - Setup NTU source, debug options and disable both counter blocks */
    rtiREG1->GCTRL = (uint32)((uint32)0x5U << 16U) | 0x000000000U;
    /** - Setup timebase for free running counter 0 */
    rtiREG1->TBCTRL = 0x000000000U;
    /** - Enable/Disable capture event sources for both counter blocks */
    rtiREG1->CAPCTRL = 0U | 0U;
   /** - Setup input source compare 0-3 */
   rtiREG1->COMPCTRL = 0x00001000U | 0x00000100U | 0x00000000U | 0x00000000U;
    /** - Reset up counter 0 */
    rtiREG1->CNT[0U].UCx = 0x000000000U;
   /** - Reset free running counter 0 */
    rtiREG1->CNT[0U].FRCx = 0x000000000U;
    /** - Setup up counter 0 compare value
        - 0x000000000: Divide by 2^32
          - 0x00000001-0xFFFFFFFF: Divide by (CPUC0 + 1)
    rtiREG1->CNT[0U].CPUCx = 7U;
   /** - Reset up counter 1 */
    rtiREG1->CNT[1U].UCx = 0x000000000U;
   /** - Reset free running counter 1 */
    rtiREG1->CNT[1U].FRCx = 0x000000000U;
    /** - Setup up counter 1 compare value
        - 0x000000000: Divide by 2^32
          - 0x00000001-0xFFFFFFFF; Divide by (CPUC1 + 1)
   rtiREG1->CNT[1U].CPUCx = 7U;
```

17.3.1 RTI Global Control Register (RTIGCTRL)

The global control register starts/stops the counters and selects the signal compared with the control circuit. This register is shown in Figure 17-12 and described in Table 17-2.

□ 대소문자 구별

Figure 17-12. RTI Global Control Register (RTIGCTRL) [offset = 00]



LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

Table 17-2. RTI Global Control Register (RTIGCTRL) Field Descriptions

Bit	Field	Value	Description
31-20	Reserved	0	Reads return 0. Writes have no effect.
19-16	NTUSEL		Select NTU signal. These bits determine which NTU input signal is used as external timebase
		0h	NTU0
		5h	NTU1
		Ah	NTU2
		Fh	NTU3
		All other values	Tied to 0
15	cos		Continue on suspend. This bit determines if both counters are stopped when the device goes into halting debug mode or if they continue counting.
		0	Counters are stopped while in halting debug mode.
		1	Counters are running while in halting debug mode.
14-2	Reserved	0	Reads return 0. Writes have no effect.
1	CNT1EN		Counter 1 enable. This bit starts and stops counter block 1 (RTIUC1 and RTIFRC1).
		0	Counter block 1 is stopped.
		1	Counter block 1 is running.
0	CNT0EN	100	Counter 0 enable. This bit starts and stops counter block 0 (RTIUC0 and RTIFRC0).
		0	Counter block 0 is stopped.
		1	Counter block 0 is running.

select NTU1 signal. 이것은 external time base로 사용된다.





Figure 17-2. Counter Block Diagram




www.ti.com RTI Control Registers

17.3.2 RTI Timebase Control Register (RTITBCTRL)

The timebase control register selects if the free running counter 0 is incremented by RTICLK or NTU. This register is shown in Figure 17-13 and described in Table 17-3.

Figure 17-13. RTI Timebase Control Register (RTITBCTRL) [offset = 04h]



LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

Table 17-3. RTI Timebase Control Register (RTITBCTRL) Field Descriptions

Bit	Field	Value	Description
31-2	Reserved	0	Reads return 0. Writes have no effect.
1	INC		Increment free running counter 0. This bit determines whether the free running counter 0 (RTIFRC0) is automatically incremented if a failing clock on the NTU signal is detected.
		0	RTIFRC0 will not be incremented on a failing external clock.
		1	RTIFRC0 will be incremented on a failing external clock.
0	TBEXT		Timebase external. This bit selects whether the free running counter 0 (RTIFRC0) is clocked by the internal up counter 0 (RTIUC0) or from the external signal NTU. Setting the TBEXT bit from 0 to 1 will not increment RTIFRC0, since RTIUC0 is reset.
			When the timebase supervisor circuit detects a missing clock edge, then the TBEXT bit is reset.
			Only the software can select whether the external signal should be used.
		0	RTIUC0 clocks RTIFRC0.
		1	NTU clocks RTIFRC0.

RTIUC0 clock을 RTIFRC0에 쓴다

RTIFRC0는 falling external clock일 때 증가하지 않는다.


free running counter

www.ti.com RTI Control Registers

17.3.4 RTI Compare Control Register (RTICOMPCTRL)

The compare control register controls the source for the compare registers. This register is shown in Figure 17-15 and described in Table 17-5.

Figure 17-15. RTI Compare Control Register (RTICOMPCTRL) [offset = 0Ch]



LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset


Table 17-5. RTI Compare Control Register (RTICOMPCTRL) Field Descriptions

Bit	Field	Value	Description
31-13	1-13 Reserved 0 Reads return 0. Writes have no effect.		Reads return 0. Writes have no effect.
12	COMPSEL3		Compare select 3. This bit determines the counter with which the compare value held in compare register 3 (RTICOMP3) is compared.
		0	Value will be compared with RTIFRC0.
		1	Value will be compared with RTIFRC1.
11-9	Reserved	0	Reads return 0. Writes have no effect.
8	COMPSEL2		Compare select 2. This bit determines the counter with which the compare value held in compare register 2 (RTICOMP2) is compared.
		0	Value will be compared with RTIFRC0.
		1	Value will be compared with RTIFRC1.
7-5	Reserved	0	Reads return 0. Writes have no effect.
4	COMPSEL1		Compare select 1. This bit determines the counter with which the compare value held in compare register 1 (RTICOMP1) is compared.
		0	Value will be compared with RTIFRC0.
		1	Value will be compared with RTIFRC1.
3-1	Reserved	0	Reads return 0. Writes have no effect.
0	COMPSEL0		Compare select 0. This bit determines the counter with which the compare value held in compare register 0 (RTICOMP0) is compared.
		0	Value will be compared with RTIFRC0.
		1	Value will be compared with RTIFRC1.

17.3.6 RTI Up Counter 0 Register (RTIUC0)

The up counter 0 register holds the current value of prescale counter. This register is shown in Figure 17-17 and described in Table 17-7.

Figure 17-17. RTI Up Counter 0 Register (RTIUC0) [offset = 14h]



LLEGEND: R/W = Read/Write; WP = Write in privileged mode only; -n = value after reset


Table 17-7. RTI Up Counter 0 Register (RTIUC0) Field Descriptions

Bit	Field	Value	Description
31-0	UC0	0-FFFF FFFFh	Up counter 0. This register holds the current value of the up counter 0 and prescales the RTI clock. It will be only updated by a previous read of free running counter 0 (RTIFRC0). This method of updating effectively gives a 64-bit read of both counters, without having the problem of a counter being updated between two consecutive reads on up counter 0 (RTIUC0) and free running counter 0 (RTIFRC0).
			A read of this counter returns the value of the counter at the time RTIFRC0 was read.
			A write to this counter presets it with a value. The counter then increments from this written value upwards.
			Note: If counters must be preset, they must be disabled in the RTIGCTRL register to ensure consistency between RTIUC0 and RTIFRC0.
			Note: If the preset value is bigger than the compare value stored in register RTICPUC0, then it can take a long time until a compare matches, since RTIUC0 has to count up until it overflows.

17.3.5 RTI Free Running Counter 0 Register (RTIFRC0)

The free running counter 0 register holds the current value of free running counter 0. This register is shown in Figure 17-16 and described in Table 17-6.

Figure 17-16. RTI Free Running Counter 0 Register (RTIFRC0) [offset = 10h]



LEGEND: R/W = Read/Write; WP = Write in privileged mode only; -n = value after reset

Table 17-6. RTI Free Running Counter 0 Register (RTIFRC0) Field Descriptions

Bit	Field	Value	Description
31-0	FRC0	0-FFFF FFFFh	Free running counter 0. This registers holds the current value of the free running counter 0. A read of this counter returns the current value of the counter.
			The counter can be preset by writing (in privileged mode only) to this register. The counter increments then from this written value upwards.
			Note: If counters must be preset, they must be disabled in the RTIGCTRL register to ensure consistency between RTIUC0 and RTIFRC0.

www.ti.com RTI Control Registers

17.3.7 RTI Compare Up Counter 0 Register (RTICPUC0)

The compare up counter 0 register holds the value to be compared with prescale counter 0 (RTIUC0). This register is shown in Figure 17-18 and described in Table 17-8.

Figure 17-18. RTI Compare Up Counter 0 Register (RTICPUC0) [offset = 18h]

31		16
	CPUC0	
	RWP-0	
15		0
	CPUC0	
	RAMP-0	

LEGEND: R/W = Read/Write; WP = Write in privileged mode only; -n = value after reset

Table 17-8. RTI Compare Up Counter 0 Register (RTICPUC0) Field Descriptions

Bit	Field	Value	Description
31-0	CPUC0	0-FFFF FFFFh	Compare up counter 0. This register holds the value that is compared with the up counter 0. When the compare shows a match, the free running counter 0 (RTIFRC0) is incremented. RTIUC0 is set to 0 when the counter value matches the RTICPUC0 value. The value set in this register prescales the RTI clock.
			If CPUC0 = 0, then f_{FRC0} = RTICLK/(2^{32} +1) (Setting CPUC0 equal to 0 is not recommended. Doing so will hold the Up Counter at 0 for 2 RTICLK cycles after it overflows from FFFF FFFFh to 0.)
			If CPUC0 \neq 0, then f_{FRC0} = RTICLK/(RTICPUC0+1)
			A read of this register returns the current compare value.
			A write to this register:
			If TBEXT = 0, the compare value is updated.
			If TBEXT = 1, the compare value is unchanged.

8분주 한다.

Table 17-28. RTI Interrupt Flag Register (RTIINTFLAG) Field Descriptions

Bit	Field	Value	Description
31-19	Reserved	0	Reads return 0. Writes have no effect.
18	OVL1INT		Free running counter 1 overflow interrupt flag. This bit determines if an interrupt is pending.
		0	Read: No interrupt is pending.
			Write: Bit is unchanged.
		1	Read: Interrupt is pending.
	la .		Write: Bit is cleared to 0.
17	OVLOINT		Free running counter 0 overflow interrupt flag. This bit determines if an interrupt is pending.
		0	Read: No interrupt is pending.
			Write: Bit is unchanged.
		1	Read: Interrupt is pending.
			Write: Bit is cleared to 0.
16	TBINT		Timebase interrupt flag. This flag is set when the TBEXT bit is cleared by detection of a missing external clock edge. It will not be set by clearing TBEXT by software. It determines if an interrupt is pending.
		0	Read: No interrupt is pending.
			Write: Bit is unchanged.
		1	Read: Interrupt is pending.
			Write: Bit is cleared to 0.
15-4	Reserved	0	Reads return 0. Writes have no effect.
3	INT3		Interrupt flag 3. These bits determine if an interrupt due to a Compare 3 match is pending.
		0	Read: No interrupt is pending.
		3	Write: Bit is unchanged.
		1	Read: Interrupt is pending.
	is a		Write: Bit is cleared to 0.
2	INT2		Interrupt flag 2. These bits determine if an interrupt due to a Compare 2 match is pending.
	0.000	0	Read: No interrupt is pending.
			Write: Bit is unchanged.
		1	Read: Interrupt is pending.
	115		Write: Bit is cleared to 0.
1	INT1	100	Interrupt flag 1. These bits determine if an interrupt due to a Compare 1 match is pending.
		0	Read: No interrupt is pending.
			Write: Bit is unchanged.
		1	Read: Interrupt is pending.
			Write: Bit is cleared to 0.

Table 17-27. RTI Clear Interrupt Control Register (RTICLEARINTENA) Field Descriptions

Bit	Field	Value	Description
31-19	Reserved	0	Reads return 0. Writes have no effect.
18	CLEAROVL1INT		Clear free running counter 1 overflow interrupt.
		0	Read: Interrupt is disabled.
			Write: Corresponding bit is unchanged.
		1	Read: Interrupt is enabled.
			Write: Interrupt is disabled.
17	CLEAROVLOINT		Clear free running counter 0 overflow interrupt.
		0	Read: Interrupt is disabled.
			Write: Corresponding bit is unchanged.
		1	Read: Interrupt is enabled.
			Write: Interrupt is disabled.
16	CLEARTBINT		Clear timebase interrupt.
		0	Read: Interrupt is disabled.
			Write: Corresponding bit is unchanged.
		1	Read: Interrupt is enabled.
			Write: Interrupt is disabled.
15-12	Reserved	0	Reads return 0. Writes have no effect.
11	CLEARDMA3		Clear compare DMA request 3.
		0	Read: DMA request is disabled.
		1	Write: Corresponding bit is unchanged.
		1	Read: DMA request is enabled.
			Write: DMA request is disabled.
10	CLEARDMA2		Clear compare DMA request 2.
		0	Read: DMA request is disabled.
		100	Write: Corresponding bit is unchanged.
		1	Read: DMA request is enabled.
			Write: DMA request is disabled.

SPNU563A-March 2018 Submit Documentation Feedback

Real-Time Interrupt (RTI) Module

613

Table 17-27. RTI Clear Interrupt Control Register (RTICLEARINTENA) Field Descriptions (continued)

Bit	Field	Value	Description
9	CLEARDMA1		Clear compare DMA request 1.
	11000 (2.000.10)	0	Read: DMA request is disabled.
			Write: Corresponding bit is unchanged.
		1	Read: DMA request is enabled.
			Write: DMA request is disabled.
8	CLEARDMA0		Clear compare DMA request 0.
		0	Read: DMA request is disabled.
			Write: Corresponding bit is unchanged.
		1	Read: DMA request is enabled.
			Write: DMA request is disabled.
7-4	Reserved	0	Reads return 0. Writes have no effect.
3	CLEARINT3		Clear compare interrupt 3.
		0	Read: Interrupt is disabled.
			Write: Corresponding bit is unchanged.
		1	Read: Interrupt is enabled.
			Write: Interrupt is disabled.
2	CLEARINT2		Clear compare interrupt 2.
	es-secon an es-	0	Read: Interrupt is disabled.
			Write: Corresponding bit is unchanged.
		1	Read: Interrupt is enabled.
			Write: Interrupt is disabled.
1	CLEARINT1		Clear compare interrupt 1.
	THE RESERVE OF THE PARTY OF THE	0	Read: Interrupt is disabled.
			Write: Corresponding bit is unchanged.
		1	Read: Interrupt is enabled.
			Write: Interrupt is disabled.
0	CLEARINT0		Clear compare interrupt 0.
		0	Read: Interrupt is disabled.
			Write: Corresponding bit is unchanged.
		1	Read: Interrupt is enabled.
			Write: Interrupt is disabled.

```
.def enable IRQ interrupt
       .asmfunc
_enable_IRQ_interrupt_
        cpsie i
        bx lr
        .endasmfunc
cpsie (IRQ ,EXCEPTION)
void rtiStartCounter(rtiBASE_t *rtiREG, uint32 counter)
{
/* USER CODE BEGIN (4) */
/* USER CODE END */
   rtiREG->GCTRL |= ((uint32)1U << (counter & 3U));
void rtiNotification(rtiBASE_t *rtiREG, uint32 notification) //uint =unsigned int
    gioSetPort(hetPORT1,gioGetPort(hetPORT1)^0x000000001);
}
인터럽트 발생 1초 후 함수실행
void gioSetPort(gioPORT_t *port, uint32 value)
/* USER CODE BEGIN (6) */
/* USER CODE END */
    port->DOUT = value;
현재 port의 출력에 값을 내보냄
uint32 gioGetPort(gioPORT_t *port)
/* USER CODE BEGIN (9) */
/* USER CODE END */
   return port->DIN;
}
현재 port 값을 반환
```