

# TI DSP, MCU 및 Xilinx Zynq FPGA 프로그래밍 전문가 과정

강사 – Innova Lee(이상훈)  
[gcccompil3r@gmail.com](mailto:gcccompil3r@gmail.com)

학생 – GJ (박현우)  
[uc820@naver.com](mailto:uc820@naver.com)

# 목차

## 4. Cortex-R5F Hercules Safety MCU – etPWM

1) etPWM 설정

2) etpwmInit() 분석

# 4. Cortex-R5F Hercules Safety MCU – ( etPWM 설정 )

❖ 모터를 돌리려면 동작 주파수 50hz를 맞추기 위해서 GCM에서 PLL을 조정해야 함.

<1>

Enable Driver Compilation

Click and mark the required modules for driver compilation from below:

☐ Enable RTI driver

☒ Enable GIO driver \*\*

☐ Enable SCI drivers

☐ Enable SCI3 driver \*\*  
☐ Enable SCI4 driver \*\*

☐ Enable LIN drivers

☐ Enable LIN1 driver \*\* / ☐ Enable SCI1 driver \*\*  
☐ Enable LIN2 driver \*\* / ☐ Enable SCI2 driver \*\*

☐ Enable MIBSPI drivers

☐ Enable MIBSPI1 driver \*\*  
☐ Enable MIBSPI2 driver \*\*  
☐ Enable MIBSPI3 driver \*\*  
☐ Enable MIBSPI4 driver \*\*  
☐ Enable MIBSPI5 driver \*\*

☐ Enable SPI1 driver \*\*  
☐ Enable SPI2 driver \*\*  
☐ Enable SPI3 driver \*\*  
☐ Enable SPI4 driver \*\*  
☐ Enable SPI5 driver \*\*

☐ Enable CAN drivers

☐ Enable CAN1 driver

☐ Enable CRC driver

☐ Enable CRC1 driver  
☐ Enable CRC2 driver

☐ Enable EQEP driver

☐ Enable EQEP1 driver \*\*  
☐ Enable EQEP2 driver \*\*

☒ Enable ETPWM driver

☐ Enable ECAP driver


☐ Enable FEE driver

☐ Enable AJSM driver

Mark/Unmark all drivers

Note :

<2>



<3>

15 GIOA0\_W2FCRXDPI

15 GIOA1\_W2FCRXDMI

15 GIOA2\_W2FCRXDO

29 GIOA3

29 GIOA4

29 GIOA5

29 GIOA6

14,29 GIOA7

AS

C2

C1

E1

AS

B5

H5

M1

GIOA[0]OHC1\_PRT\_RovDple[1]W2FC\_RXDPI

GIOA[1]OHC1\_PRT\_RovDmns[1]W2FC\_RXDMI

GIOA[2]OHC1\_RCFQ\_bxPla[1]W2FC\_TXDONHET2[0]

GIOA[3]NHET2[2]

GIOA[4]

GIOA[5]EXTCLKIN

GIOA[6]NHET2[4]

GIOA[7]NHET2[6]

TMS70C43x

B5

GIOA[5]

NONE

NONE

EXTCLKIN

NONE

NONE

EXTCLKIN

eTPWM1A

General

ETPWM1

ETPWM2

ETPWM3

ETPWM4

ETPWM5

ETPWM6

ETPWM7

Clock Configuration

TB Clock (MHz): 110.000

VCLK3 (MHz): 13.636

Clock Prescale

ActualTB Clock (MHz): 1.364

HSPCLKDIV: 10

CLKDIV: 0

PWM Configuration

PWM

High Polarity

Low Polarity

Duty[%]: 5

Period[ns]: 20000000

1000000.000

20000000.000

Disable delay

Enable delay

1000.000

Rising Edge Delay

Invert Polarity

Falltime Edge

Invert Polarity

ETPWMxA

## 4. Cortex-R5F Hercules Safety MCU – ( etpwmInit() 분석 1 )

```
#include "HL_sys_common.h"
#include "HL_system.h"
#include "HL_etpwm.h"
```

```
int idx = 0;
uint32 value = 0;
uint32 duty_arr[6] = {1000, 2000, 1400, 1600, 1800, 20000};
```

```
void pwmSet(void);
void delay(uint32);
```

```
int main(void)
{
    etpwmInit();
    etpwmStartTBCLK();
    delay(10000);
    for(;;){
        pwmSet();
        delay(1000000);
    }
    return 0;
}

void delay(uint32 delay){
    int i;
    for(i=0; i<delay; i++){
    }
}

void pwmSet(void){
    value = duty_arr[ idx % 6 ];
    idx ++;
    etpwmSetCmpA(etpwmREG1, value);
}
```

```
void etpwmInit(void)
{
    /* USER CODE BEGIN (1) */
    /* USER CODE END */

    /** @b initialize @b ETPWM1 */

    /** - Sets high speed time-base clock prescale bits */
    etpwmREG1->TBCTL = (uint16)5U << 7U;
```

ePWM Registers www.ti.com  
35.4.1.2 Time-Base Control Register (TBCTL)




Table 35-24. Time-Base Control Register (TBCTL) Field Descriptions

| Bit   | Field      | Value                                       | Description   |
|-------|------------|---|---|
| 15-14 | FREE, SOFT | 0<br>1h                                     | Emulation Mode Bits. These bits select the behavior of the ePWM time-base counter during emulation events:<br>Stop after the next time-base counter increment or decrement.<br>Stop when counter completes a whole cycle:<br>• Up-count mode: stop when the time-base counter = period (TBCTR = TBPRD)<br>• Down-count mode: stop when the time-base counter = 0x0000 (TBCTR = 0x0000)<br>• Up-down-count mode: stop when the time-base counter = 0x0000 (TBCTR = 0x0000)<br>Free run   |
| 13    | PHSDIR     | 0<br>1                                      | Phase Direction Bit.<br>This bit is only used when the time-base counter is configured in the up-down-count mode. The PHSDIR bit indicates the direction the time-base counter (TBCTR) will count after a synchronization event occurs and a new phase value is loaded from the phase (TBPHS) register. This is irrespective of the direction of the counter before the synchronization event.<br>In the up-count and down-count modes this bit is ignored.<br>Count down after the synchronization event.<br>Count up after the synchronization event. |
| 12-10 | CLKDIV     | 0<br>1h<br>2h<br>3h<br>4h<br>5h<br>6h<br>7h | Time-base Clock Prescale Bits.<br>These bits determine part of the time-base clock prescale value:<br>TBCLK = VCLK3 / (HSPCLKDIV × CLKDIV)<br>/1 (default on reset)<br>/2<br>/4<br>/8<br>/16<br>/32<br>/64<br>/128  |
| 9-7   | HSPCLKDIV  | 0<br>1h<br>2h<br>3h<br>4h<br>5h<br>6h<br>7h | High Speed Time-base Clock Prescale Bits.<br>These bits determine part of the time-base clock prescale value:<br>TBCLK = VCLK3 / (HSPCLKDIV × CLKDIV)<br>/1<br>/2 (default on reset)<br>/4<br>/8<br>/16<br>/32<br>/64<br>/128<br>/14  |

Table 35-24. Time-Base Control Register (TBCTL) Field Descriptions (continued)

| Bit | Field    | Value               | Description   |
|-----|----------|---------------------|---|
| 6   | SWFSYNC  | 0<br>1              | Software Forced Synchronization Pulse.<br>Writing a 0 has no effect and reads always return a 0.<br>Writing a 1 forces a one-time synchronization pulse to be generated.<br>This event is ORed with the EPWMxSYNCl input of the ePWM module.<br>SWFSYNC is valid (operates) only when EPWMxSYNCl is selected by SYNCOSEL = 00.  |
| 5-4 | SYNCOSEL | 0<br>1h<br>2h<br>3h | Synchronization Output Select. These bits select the source of the EPWMxSYNCO signal.<br>0 EPWMxSYNCl<br>1h CTR = zero: Time-base counter equal to zero (TBCTR = 0x0000)<br>2h CTR = CMPB: Time-base counter equal to counter-compare B (TBCTR = CMPB)<br>3h Disable EPWMxSYNCO signal  |
| 3   | PRDL     | 0<br>1              | Active Period Register Load From Shadow Register Select.<br>0 The period register (TBPRD) is loaded from its shadow register when the time-base counter, TBCTR, is equal to zero.<br>A write or read to the TBPRD register accesses the shadow register.<br>1 Load the TBPRD register immediately without using a shadow register.<br>A write or read to the TBPRD register directly accesses the active register.  |
| 2   | PHSEN    | 0<br>1              | Counter Register Load From Phase Register Enable.<br>0 Do not load the time-base counter (TBCTR) from the time-base phase register (TBPHS).<br>1 Load the time-base counter with the phase register when an EPWMxSYNCl input signal occurs or when a software synchronization is forced by the SWFSYNC bit, or when a digital compare sync event occurs.  |
| 1-0 | CTRMODE  | 0<br>1h<br>2h<br>3h | Counter Mode.<br>The time-base counter mode is normally configured once and not changed during normal operation. If you change the mode of the counter, the change will take effect at the next TBCLK edge and the current counter value shall increment or decrement from the value before the mode change.<br>These bits set the time-base counter mode of operation as follows:<br>0 Up-count mode<br>1h Down-count mode<br>2h Up-down-count mode<br>3h Stop-freeze counter operation (default on reset) |

9-7 bit set 5h : TBCLK = VCLK3 / 10

31~28 27~24 23~20 19~16 15~12 11~8 7~4 3~0  
TBCTL: 0000 0000 0000 0000 0010 0010 1000 0000

나머지는 default setting

## 4. Cortex-R5F Hercules Safety MCU – ( etpwmInit() 분석 2 )

```
/** - Sets time period or frequency for ETPWM block both PWMA and PWMB*/
etpwmREG1->TBPRD = 27279U;
```

TBPRD의 임계치는  $2^{16} = 65536$

만약에 TBPRD 셋팅을 위에 임계치를 초과하면, 주파수 설정이 이상하게 됨.


```
/** - Setup the duty cycle for PWMA */
etpwmREG1->CMPA = 1364U;

/** - Setup the duty cycle for PWMB */
etpwmREG1->CMPB = 13640U;
```

TBCTR과 계속 비교하고, 값이 같아지면 둘이 같아 졌다는 것을 AQCTLA에게 보낸다.

### 35.4.1.4 Time-Base Period Register (TBPRD)

Figure 35-66. Time-Base Period Register (TBPRD) [offset = 08h]




LEGEND: R/W = Read/Write; -n = value after reset

Table 35-26. Time-Base Period Register (TBPRD) Field Descriptions

| Bits | Name  | Description   |
|------|-------|---|
| 15-0 | TBPRD | <p>These bits determine the period of the time-base counter. This sets the PWM frequency. Shadowing of this register is enabled and disabled by the TBCTL[PRDLD] bit. By default this register is shadowed.</p> <ul style="list-style-type: none"><li>• If TBCTL[PRDLD] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the active register will be loaded from the shadow register when the time-base counter equals 0.</li><li>• If TBCTL[PRDLD] = 1, then the shadow is disabled and any write or read will go directly to the active register, that is the register actively controlling the hardware.</li><li>• The active and shadow registers share the same memory map address.</li></ul> |

### 35.4.2.2 Counter-Compare A Register (CMPA)

Figure 35-69. Counter-Compare A Register (CMPA) [offset = 10h]



LEGEND: R/W = Read/Write; -n = value after reset

Table 35-29. Counter-Compare A Register (CMPA) Field Descriptions

| Bits | Name | Description  |
|------|------|--|
| 15-0 | CMPA | <p>The value in the active CMPA register is continuously compared to the time-base counter (TBCTR). When the values are equal, the counter-compare module generates a "time-base counter equal to counter compare A" event. This event is sent to the action-qualifier where it is qualified and converted it into one or more actions. These actions can be applied to either the EPWMxA or the EPWMxB output depending on the configuration of the AQCTLA and AQCTLB registers. The actions that can be defined in the AQCTLA and AQCTLB registers include:</p> <ul style="list-style-type: none"><li>• Do nothing: the event is ignored.</li><li>• Clear: Pull the EPWMxA and/or EPWMxB signal low.</li><li>• Set: Pull the EPWMxA and/or EPWMxB signal high.</li><li>• Toggle the EPWMxA and/or EPWMxB signal.</li></ul> <p>Shadowing of this register is enabled and disabled by the CMPCTL[SHDWAMODE] bit. By default this register is shadowed.</p> <ul style="list-style-type: none"><li>• If CMPCTL[SHDWAMODE] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the CMPCTL[LOADAMODE] bit field determines which event will load the active register from the shadow register.</li><li>• Before a write, the CMPCTL[SHDWAFULL] bit can be read to determine if the shadow register is currently full.</li><li>• If CMPCTL[SHDWAMODE] = 1, then the shadow register is disabled and any write or read will go directly to the active register, that is the register actively controlling the hardware.</li><li>• In either mode, the active and shadow registers share the same memory map address.</li></ul> |

## 4. Cortex-R5F Hercules Safety MCU – ( etpwmInit() 분석 3 )

```
/** - Force EPWMxA output high when counter reaches zero and low when counter reaches Compare A v
etpwmREG1->AQCTLA = ((uint16)((uint16)ActionQual_Set << 0U) // 2 << 0
                    | (uint16)((uint16)ActionQual_Clear << 4U)); // 1 << 4

/** - Force EPWMxB output high when counter reaches zero and low when counter reaches Compare B v
etpwmREG1->AQCTLB = ((uint16)((uint16)ActionQual_Set << 0U)
                    | (uint16)((uint16)ActionQual_Clear << 8U));
```

31~28 27~24 23~20 19~16 15~12 11~8 7~4 3~0  
AQCTLA : 0000 0000 0000 0000 0000 0000 0001 0010

1-0 bit : 2h , Set: force EPWMxA output high

5-4 bit : 1h , Clear: force EPWMxA output low

CMPA 값이 1364에 이르면, low  
그전까지는 High로 output을 생성~!

### 35.4.3 Action-Qualifier Submodule Registers

#### 35.4.3.1 Action-Qualifier Output A Control Register (AQCTLA)




Table 35-31. Action-Qualifier Output A Control Register (AQCTLA) Field Descriptions

| Bits  | Name     | Value               | Description  |
|-------|----------|---------------------|--|
| 15-12 | Reserved | 0                   | Reserved   |
| 11-10 | CBD      | 0<br>1h<br>2h<br>3h | Action when the time-base counter equals the active CMPB register and the counter is decrementing.<br>Do nothing (action is disabled).<br>Clear: force EPWMxA output low.<br>Set: force EPWMxA output high.<br>Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low.  |
| 9-8   | CBU      | 0<br>1h<br>2h<br>3h | Action when the counter equals the active CMPB register and the counter is incrementing.<br>Do nothing (action is disabled).<br>Clear: force EPWMxA output low.<br>Set: force EPWMxA output high.<br>Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low.  |
| 7-6   | CAD      | 0<br>1h<br>2h<br>3h | Action when the counter equals the active CMPA register and the counter is decrementing.<br>Do nothing (action is disabled).<br>Clear: force EPWMxA output low.<br>Set: force EPWMxA output high.<br>Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low.  |
| 5-4   | CAU      | 0<br>1h<br>2h<br>3h | Action when the counter equals the active CMPA register and the counter is incrementing.<br>Do nothing (action is disabled).<br>Clear: force EPWMxA output low.<br>Set: force EPWMxA output high.<br>Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low.  |
| 3-2   | PRD      | 0<br>1h<br>2h<br>3h | Action when the counter equals the period.<br>Note: By definition, in count up-down mode when the counter equals period the direction is defined as 0 or counting down.<br>Do nothing (action is disabled).<br>Clear: force EPWMxA output low.<br>Set: force EPWMxA output high.<br>Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low. |
| 1-0   | ZRO      | 0<br>1h<br>2h<br>3h | Action when counter equals zero.<br>Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up.<br>Do nothing (action is disabled).<br>Clear: force EPWMxA output low.<br>Set: force EPWMxA output high.<br>Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low.                  |




## 4. Cortex-R5F Hercules Safety MCU – ( etpwmInit() 분석 4 )

```
/** - Mode setting for Dead Band Module
 *   -Select the input mode for Dead Band Module
 *   -Select the output mode for Dead Band Module
 *   -Select Polarity of the output PWMs
 */
etpwmREG1->DBCTL = ((uint16)((uint16)0U << 5U) /* Source for Falling edge delay(0-PWMA, 1-PWMB)
| (uint16)((uint16)0U << 4U) /* Source for Rising edge delay(0-PWMA, 1-PWMB)
| (uint16)((uint16)0U << 3U) /* Enable/Disable EPWMxB invert */
| (uint16)((uint16)0U << 2U) /* Enable/Disable EPWMxA invert */
| (uint16)((uint16)0U << 1U) /* Enable/Disable Rising Edge Delay */
| (uint16)((uint16)0U << 0U)); /* Enable/Disable Falling Edge Delay */
```

DBCTL :    31~28   27~24   23~20   19~16   15~12   11~8   7~4   3~0  
         0000   0000   0000   0000   0000   0000   0000   0000

### Dead band 모듈 셋팅



#### 35.4.4 Dead-Band Submodule Registers

##### 35.4.4.1 Dead-Band Generator Control Register (DBCTL)

Figure 35-75. Dead-Band Generator Control Register (DBCTL) [offset = 1Ch]

|           |          |        |
|-----------|----------|--------|
| 15        | 14       | 8      |
| HALFCYCLE | Reserved |        |
| R/W-0     | R-0      |        |
| 7         | 6        | 5      |
| Reserved  | IN_MODE  | POLSEL |
| R-0       | R/W-0    | R/W-0  |
| 4         | 3        | 2      |
| OUT_MODE  |          |        |
| R/W-0     |          |        |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 35-35. Dead-Band Generator Control Register (DBCTL) Field Descriptions

| Bits | Name      | Value               | Description  |
|------|-----------|---------------------|--|
| 15   | HALFCYCLE | 0<br>1              | Half Cycle Clocking Enable Bit.<br>Full cycle clocking enabled. The dead-band counters are clocked at the TBCLK rate.<br>Half cycle clocking enabled. The dead-band counters are clocked at TBCLK × 2.   |
| 14-8 | Reserved  | 0                   | Reserved   |
| 5-4  | IN_MODE   | 0<br>1h<br>2h<br>3h | Dead Band Input Mode Control.<br>Bit 5 controls the S5 switch and bit 4 controls the S4 switch shown in Figure 35-28. This allows you to select the input source to the falling-edge and rising-edge delay.<br>To produce classical dead-band waveforms the default is EPWMxA In is the source for both falling and rising-edge delays.<br>0 EPWMxA In (from the action-qualifier) is the source for both falling-edge and rising-edge delay.<br>1h EPWMxB In (from the action-qualifier) is the source for rising-edge delayed signal.<br>2h EPWMxA In (from the action-qualifier) is the source for falling-edge delayed signal.<br>3h EPWMxB In (from the action-qualifier) is the source for falling-edge delayed signal.  |
| 3-2  | POLSEL    | 0<br>1h<br>2h<br>3h | Polarity Select Control.<br>Bit 3 controls the S3 switch and bit 2 controls the S2 switch shown in Figure 35-28. This allows you to selectively invert one of the delayed signals before it is sent out of the dead-band submodule.<br>The following descriptions correspond to classical upper/lower switch control as found in one leg of a digital motor control inverter.<br>These assume that DBCTL[OUT_MODE] = 1,1 and DBCTL[IN_MODE] = 0,0. Other enhanced modes are also possible, but not regarded as typical usage modes.<br>0 Active high (AH) mode. Neither EPWMxA nor EPWMxB is inverted (default).<br>1h Active low complementary (ALC) mode. EPWMxA is inverted.<br>2h Active high complementary (AHC) mode. EPWMxB is inverted.<br>3h Active low (AL) mode. Both EPWMxA and EPWMxB are inverted. |

Table 35-35. Dead-Band Generator Control Register (DBCTL) Field Descriptions (continued)

| Bits | Name     | Value               | Description   |
|------|----------|---------------------|---|
| 1-0  | OUT_MODE | 0<br>1h<br>2h<br>3h | Dead-band Output Mode Control.<br>Bit 1 controls the S1 switch and bit 0 controls the S0 switch shown in Figure 35-28. This allows you to selectively enable or bypass the dead-band generation for the falling-edge and rising-edge delay.<br>0 Dead-band generation is bypassed for both output signals. In this mode, both the EPWMxA and EPWMxB output signals from the action-qualifier are passed directly to the PWM-chopper submodule. In this mode, the POLSEL and IN_MODE bits have no effect.<br>1h Disable rising-edge delay. The EPWMxA signal from the action-qualifier is passed straight through to the EPWMxA input of the PWM-chopper submodule. The falling-edge delayed signal is seen on output EPWMxB. The input signal for the delay is determined by DBCTL[IN_MODE].<br>2h The rising-edge delayed signal is seen on output EPWMxA. The input signal for the delay is determined by DBCTL[IN_MODE].<br>3h Disable falling-edge delay. The EPWMxB signal from the action-qualifier is passed straight through to the EPWMxB input of the PWM-chopper submodule.<br>Dead-band is fully enabled for both rising-edge delay on output EPWMxA and falling-edge delay on output EPWMxB. The input signal for the delay is determined by DBCTL[IN_MODE]. |


# 4. Cortex-R5F Hercules Safety MCU – ( etpwmInit() 분석 5 )

```
/** - Set the rising edge delay */
etpwmREG1->DBRED = 110U;

/** - Set the falling edge delay */
etpwmREG1->DBFED = 110U ;
```

DBRED :      31~28   27~24   23~20   19~16   15~12   11~8   7~4   3~0  
         0000   0000   0000   0000   0000   0000   0110   1110

DBFED :      31~28   27~24   23~20   19~16   15~12   11~8   7~4   3~0  
         0000   0000   0000   0000   0000   0000   0110   1110



- ❖ 10 bit counter로 라이징 엣지와 폴링 엣지의 딜레이 용도로 사용 됨.
- ❖ dead band를 사용하여 사각파를 만듦.

## 35.4.4.3 Dead-Band Generator Rising Edge Delay Register (DBRED)




Table 35-37. Dead-Band Generator Rising Edge Delay Register (DBRED) Field Descriptions

| Bits  | Name     | Description                              |
|-------|----------|--|
| 15-10 | Reserved | Reserved                                 |
| 9-0   | DEL      | Rising Edge Delay Count. 10-bit counter. |

## 35.4.4.2 Dead-Band Generator Falling Edge Delay Register (DBFED)




Table 35-36. Dead-Band Generator Falling Edge Delay Register (DBFED) Field Descriptions

| Bits  | Name     | Description                               |
|-------|----------|---|
| 15-10 | Reserved | Reserved                                  |
| 9-0   | DEL      | Falling Edge Delay Count. 10-bit counter. |



#### 4. Cortex-R5F Hercules Safety MCU – ( etpwmInit() 분석 6 )

```
/** - Enable the chopper module for ETPWMx
 * -Sets the One shot pulse width in a chopper modulated wave
 * -Sets the dutycycle for the subsequent pulse train
 * -Sets the period for the subsequent pulse train
 */
etpwmREG1->PCCTL = ((uint16)((uint16)0U << 0U) /* Enable/Disable chopper module */
| (uint16)((uint16)0U << 1U) /* One-shot Pulse Width */
| (uint16)((uint16)3U << 8U) /* Chopping Clock Duty Cycle */
| (uint16)((uint16)0U << 5U)); /* Chopping Clock Frequency */
```

[illegible]

- ❖ 10-8 bit set 3h : duty = 50%
- ❖ 나머지는 기본 0으로 셋팅

Table 35-50. PWM-Chopper Control Register (PCCTL) Bit Descriptions (continued)

| Bits | Name    | Value | Description                                       |
|------|---------|-------|---|
| 4-1  | OSHTWTH | 0     | 1 x VCLK3 / 8 wide ( = 80 nS at 100 MHz VCLK3)    |
|      |         | 1h    | 2 x VCLK3 / 8 wide ( = 160 nS at 100 MHz VCLK3)   |
|      |         | 2h    | 3 x VCLK3 / 8 wide ( = 240 nS at 100 MHz VCLK3)   |
|      |         | 3h    | 4 x VCLK3 / 8 wide ( = 320 nS at 100 MHz VCLK3)   |
|      |         | 4h    | 5 x VCLK3 / 8 wide ( = 400 nS at 100 MHz VCLK3)   |
|      |         | 5h    | 6 x VCLK3 / 8 wide ( = 480 nS at 100 MHz VCLK3)   |
|      |         | 6h    | 7 x VCLK3 / 8 wide ( = 560 nS at 100 MHz VCLK3)   |
|      |         | 7h    | 8 x VCLK3 / 8 wide ( = 640 nS at 100 MHz VCLK3)   |
|      |         | 8h    | 9 x VCLK3 / 8 wide ( = 720 nS at 100 MHz VCLK3)   |
|      |         | 9h    | 10 x VCLK3 / 8 wide ( = 800 nS at 100 MHz VCLK3)  |
|      |         | Ah    | 11 x VCLK3 / 8 wide ( = 880 nS at 100 MHz VCLK3)  |
|      |         | Bh    | 12 x VCLK3 / 8 wide ( = 960 nS at 100 MHz VCLK3)  |
|      |         | Ch    | 13 x VCLK3 / 8 wide ( = 1040 nS at 100 MHz VCLK3) |
|      |         | Dh    | 14 x VCLK3 / 8 wide ( = 1120 nS at 100 MHz VCLK3) |
|      |         | Eh    | 15 x VCLK3 / 8 wide ( = 1200 nS at 100 MHz VCLK3) |
|      |         | Fh    | 16 x VCLK3 / 8 wide ( = 1280 nS at 100 MHz VCLK3) |
| 0    | CHPEN   |       | PWM-chopping Enable.                              |
|      |         | 0     | Disable (bypass) PWM chopping function.           |
|      |         | 1     | Enable chopping function.                         |


[www.ti.com](http://www.ti.com)

## ePWM Registers

### 35.4.7 PWM-Chopper Submodule Register

#### 35.4.7.1 PWM-Chopper Control Register (PCCTL)

Figure 35-90. PWM-Chopper Control Register (PCCTL) [offset = 3Eh]



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 35-50. PWM-Chopper Control Register (PCCTL) Bit Descriptions

| Bits  | Name     | Value                                       | Description  |
|-------|----------|---|--|
| 15-11 | Reserved | 0   | Reserved   |
| 10-8  | CHPDUTY  | 0<br>1h<br>2h<br>3h<br>4h<br>5h<br>6h<br>7h | Chopping Clock Duty Cycle.<br>Duty = 1/8 (12.5%)<br>Duty = 2/8 (25.0%)<br>Duty = 3/8 (37.5%)<br>Duty = 4/8 (50.0%)<br>Duty = 5/8 (62.5%)<br>Duty = 6/8 (75.0%)<br>Duty = 7/8 (87.5%)<br>Reserved   |
| 7-5   | CHPFREQ  | 0<br>1h<br>2h<br>3h<br>4h<br>5h<br>6h<br>7h | Chopping Clock Frequency.<br>Divide by 1 (no prescale, = 12.5 MHz at 100 MHz VCLK3)<br>Divide by 2 (6.25 MHz at 100 MHz VCLK3)<br>Divide by 3 (4.16 MHz at 100 MHz VCLK3)<br>Divide by 4 (3.12 MHz at 100 MHz VCLK3)<br>Divide by 5 (2.50 MHz at 100 MHz VCLK3)<br>Divide by 6 (2.08 MHz at 100 MHz VCLK3)<br>Divide by 7 (1.78 MHz at 100 MHz VCLK3)<br>Divide by 8 (1.56 MHz at 100 MHz VCLK3) |


## 4. Cortex-R5F Hercules Safety MCU – ( etpwmInit() 분석 7 )

### 35.2.7 Trip-Zone (TZ) Submodule

Figure 35-35 shows how the trip-zone (TZ) submodule fits within the ePWM module.

Each ePWM module is connected to six TZ<sub>n</sub> signals (TZ1 to TZ6). TZ1 to TZ3 are sourced from the GPIO mux. TZ4 is sourced from a combination of EQEP1ERR and EQEP2ERR signals. TZ5 is connected to the system oscillator or PLL clock fail logic, and TZ6 is sourced from the debug mode halt indication output from the CPU. These signals indicate fault or trip conditions, and the ePWM outputs can be programmed to respond accordingly when faults occur.

Figure 35-35. Trip-Zone Submodule



#### 35.2.7.1 Purpose of the Trip-Zone Submodule

The key functions of the Trip-Zone submodule are:

- Trip inputs TZ1 to TZ6 are mapped to all ePWM modules.
- Upon a fault indication, either no action is taken or the ePWM outputs EPWMxA and EPWMxB can be forced to one of the following:
  - High
  - Low
  - High-impedance
- Support for one-shot trip (OSHT) for major short circuits or over-current conditions.
- Support for cycle-by-cycle tripping (CBC) for current limiting operation.
- Support for digital compare tripping (DC) based on state of on-chip analog comparator module outputs and/or TZ1 to TZ3 signals.
- Each trip-zone input and digital compare (DC) submodule DCAEVT1/2 or DCBEVT1/2 force event can be allocated to either one-shot or cycle-by-cycle operation.
- Interrupt generation is possible on any trip-zone input.
- Software-forced tripping is also supported.
- The trip-zone submodule can be fully bypassed if it is not required.

Each ePWM module is connected to six TZ<sub>n</sub> signals (TZ1 to TZ6) that are sourced from the general-purpose input/output (GPIO) MUX. These signals indicate external fault or trip conditions, and the ePWM outputs can be programmed to respond accordingly when faults occur.

❖ Trip – Zone 은 epwm신호선들과 맵핑되어 있고

일반적으로는 GPIO MUX 신호선이지만,  
외부 fault나 trip상황에 반응하도록 프로그램되어 있다.

## 4. Cortex-R5F Hercules Safety MCU – ( etpwmInit() 분석 8 )

```

/** - Set trip source enable */
etpwmREG1->TZSEL = 0x0000U /** - Enable/Disable TZ1 as a one-shot trip source */
| 0x0000U /** - Enable/Disable TZ2 as a one-shot trip source */
| 0x0000U /** - Enable/Disable TZ3 as a one-shot trip source */
| 0x0000U /** - Enable/Disable TZ4 as a one-shot trip source */
| 0x0000U /** - Enable/Disable TZ5 as a one-shot trip source */
| 0x0000U /** - Enable/Disable TZ6 as a one-shot trip source */
| 0x0000U /** - Enable/Disable TZ1 as a CBC trip source */
| 0x0000U /** - Enable/Disable TZ2 as a CBC trip source */
| 0x0000U /** - Enable/Disable TZ3 as a CBC trip source */
| 0x0000U /** - Enable/Disable TZ4 as a CBC trip source */
| 0x0000U /** - Enable/Disable TZ5 as a CBC trip source */
| 0x0000U; /** - Enable/Disable TZ6 as a CBC trip source */

```

TZSEL :    31~28   27~24   23~20   19~16   15~12   11~8   7~4   3~0  
          0000   0000   0000   0000   0000   0000   0000   0000

### 35.4.5.2 Trip-Zone Select Register (TZSEL)

Figure 35-79. Trip-Zone Select Register (TZSEL) [offset = 26h]

| 15      | 14      | 13    | 12    | 11    | 10    | 9     | 8     |
|---------|---------|-------|-------|-------|-------|-------|-------|
| DCBEVT1 | DCAEVT1 | OSHT6 | OSHT5 | OSHT4 | OSHT3 | OSHT2 | OSHT1 |
| R-0     | R-0     | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
| 7       | 6       | 5     | 4     | 3     | 2     | 1     | 0     |
| DCBEVT2 | DCAEVT2 | CBC6  | CBC5  | CBC4  | CBC3  | CBC2  | CBC1  |
| R-0     | R-0     | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 35-39. Trip-Zone Submodule Select Register (TZSEL) Field Descriptions

| Bits   | Name    | Value  | Description   |
|--|---------|--------|---|
| <b>One-Shot (OSHT) Trip-zone enable/disable.</b> When any of the enabled pins go low, a one-shot trip event occurs for this ePWM module. When the event occurs, the action defined in the TZCTL register is taken on the EPWMxA and EPWMxB outputs. The one-shot trip condition remains latched until the user clears the condition via the TZCLR register.      |         |        |   |
| 15   | DCBEVT1 | 0<br>1 | Digital Compare Output B Event 1 Select.<br>Disable DCBEVT1 as one-shot-trip source for this ePWM module.<br>Enable DCBEVT1 as one-shot-trip source for this ePWM module. |
| 14   | DCAEVT1 | 0<br>1 | Digital Compare Output A Event 1 Select.<br>Disable DCAEVT1 as one-shot-trip source for this ePWM module.<br>Enable DCAEVT1 as one-shot-trip source for this ePWM module. |
| 13   | OSHT6   | 0<br>1 | Trip-zone 6 (TZ6) Select.<br>Disable TZ6 as a one-shot trip source for this ePWM module.<br>Enable TZ6 as a one-shot trip source for this ePWM module.                    |
| 12   | OSHT5   | 0<br>1 | Trip-zone 5 (TZ5) Select.<br>Disable TZ5 as a one-shot trip source for this ePWM module.<br>Enable TZ5 as a one-shot trip source for this ePWM module.                    |
| 11   | OSHT4   | 0<br>1 | Trip-zone 4 (TZ4) Select.<br>Disable TZ4 as a one-shot trip source for this ePWM module.<br>Enable TZ4 as a one-shot trip source for this ePWM module.                    |
| 10   | OSHT3   | 0<br>1 | Trip-zone 3 (TZ3) Select.<br>Disable TZ3 as a one-shot trip source for this ePWM module.<br>Enable TZ3 as a one-shot trip source for this ePWM module.                    |
| 9  | OSHT2   | 0<br>1 | Trip-zone 2 (TZ2) Select.<br>Disable TZ2 as a one-shot trip source for this ePWM module.<br>Enable TZ2 as a one-shot trip source for this ePWM module.                    |
| 8  | OSHT1   | 0<br>1 | Trip-zone 1 (TZ1) Select.<br>Disable TZ1 as a one-shot trip source for this ePWM module.<br>Enable TZ1 as a one-shot trip source for this ePWM module.                    |
| <b>Cycle-by-Cycle (CBC) Trip-zone enable/disable.</b> When any of the enabled pins go low, a cycle-by-cycle trip event occurs for this ePWM module. When the event occurs, the action defined in the TZCTL register is taken on the EPWMxA and EPWMxB outputs. A cycle-by-cycle trip condition is automatically cleared when the time-base counter reaches zero. |         |        |   |
| 7  | DCBEVT2 | 0<br>1 | Digital Compare Output B Event 2 Select.<br>Disable DCBEVT2 as a CBC trip source for this ePWM module.<br>Enable DCBEVT2 as a CBC trip source for this ePWM module.       |
| 6  | DCAEVT2 | 0<br>1 | Digital Compare Output A Event 2 Select.<br>Disable DCAEVT2 as a CBC trip source for this ePWM module.<br>Enable DCAEVT2 as a CBC trip source for this ePWM module.       |

#### 4. Cortex-R5F Hercules Safety MCU – ( etpwmInit() 분석 9 )

```
/** - Set interrupt enable */
etpwmREG1->TZEINT = 0x0000U    /** - Enable/Disable Digital Comparator Output A Event 1 */
    | 0x0000U                  /** - Enable/Disable Digital Comparator Output A Event 2 */
    | 0x0000U                  /** - Enable/Disable Digital Comparator Output A Event 1 */
    | 0x0000U                  /** - Enable/Disable Digital Comparator Output A Event 2 */
    | 0x0000U                  /** - Enable/Disable one-shot interrupt generation */
    | 0x0000U;                 /** - Enable/Disable cycle-by-cycle interrupt generation */
```


[illegible]

### ePWM Registers

[www.ti.com](http://www.ti.com)

### 35.4.5.3 Trip-Zone Enable Interrupt Register (TZEINT)

Figure 35-80. Trip-Zone Enable Interrupt Register (TZEINT) [offset = 28h]



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset



Table 35-40. Trip-Zone Enable Interrupt Register (TZEINT) Field Descriptions

| Bits | Name     | Value  | Description   |
|------|----------|--------|---|
| 15-3 | Reserved | 0      | Reserved  |
| 6    | DCBEVT2  | 0<br>1 | Digital Comparator Output B Event 2 Interrupt Enable.<br>Disabled<br>Enabled  |
| 5    | DCBEVT1  | 0<br>1 | Digital Comparator Output B Event 1 Interrupt Enable.<br>Disabled<br>Enabled  |
| 4    | DCAEVT2  | 0<br>1 | Digital Comparator Output A Event 2 Interrupt Enable.<br>Disabled<br>Enabled  |
| 3    | DCAEVT1  | 0<br>1 | Digital Comparator Output A Event 1 Interrupt Enable.<br>Disabled<br>Enabled  |
| 2    | OST      | 0<br>1 | Trip-zone One-Shot Interrupt Enable.<br>Disable one-shot interrupt generation.<br>Enable interrupt generation; a one-shot trip event will cause a EPWMx_TZINT VIM interrupt.                    |
| 1    | CBC      | 0<br>1 | Trip-zone Cycle-by-Cycle Interrupt Enable.<br>Disable cycle-by-cycle interrupt generation.<br>Enable interrupt generation; a cycle-by-cycle trip event will cause an EPWMx_TZINT VIM interrupt. |
| 0    | Reserved | 0      | Reserved  |

# 4. Cortex-R5F Hercules Safety MCU – ( etpwmInit() 분석 10 )

## 35.2.7.4 Generating Trip Event Interrupts

Figure 35-36 and Figure 35-37 illustrate the trip-zone submodule control and interrupt logic, respectively. DCAEVT1/2 and DCBEVT1/2 signals are described in further detail in Section 35.2.9.





## 4. Cortex-R5F Hercules Safety MCU – ( etpwmInit() 분석 11 )

```
/** - Setup the frequency of the interrupt generation */
etpwmREG1->ETPS = 1U;
```

```
/** - Sets up the ADC SOC period */
etpwmREG1->ETPS |= ((uint16)((uint16)1U << 8U)
                    | (uint16)((uint16)1U << 12U));
```

ETPS :      31~28   27~24   23~20   19~16   15~12   11~8   7~4   3~0  
          0000   0000   0000   0000   0001   0001   0000   0001

Table 35-47. Event-Trigger Prescale Register (ETPS) Field Descriptions (continued)

| Bits | Name   | Value  | Description  |
|------|--------|--|--|
| 3-2  | INTCNT | <div>0</div> <div>1h</div> <div>2h</div> <div>3h</div> | <p>ePWM Interrupt Event (EPWMx_INT) Counter Register.</p> <p>These bits indicate how many selected ETSEL[INTSEL] events have occurred. These bits are automatically cleared when an interrupt pulse is generated. If interrupts are disabled, ETSEL[INT] = 0 or the interrupt flag is set, ETFLG[INT] = 1, the counter will stop counting events when it reaches the period value ETPS[INTCNT] = ETPS[INTPRD].</p> <p>No events have occurred.</p> <p>1 event has occurred.</p> <p>2 events have occurred.</p> <p>3 events have occurred.</p>  |
| 1-0  | INTPRD | <div>0</div> <div>1h</div> <div>2h</div> <div>3h</div> | <p>ePWM Interrupt (EPWMx_INT) Period Select.</p> <p>These bits determine how many selected ETSEL[INTSEL] events need to occur before an interrupt is generated. To be generated, the interrupt must be enabled (ETSEL[INT] = 1). If the interrupt status flag is set from a previous interrupt (ETFLG[INT] = 1) then no interrupt will be generated until the flag is cleared via the ETCLR[INT] bit. This allows for one interrupt to be pending while another is still being serviced. Once the interrupt is generated, the ETPS[INTCNT] bits will automatically be cleared.</p> <p>Writing a INTPRD value that is the same as the current counter value will trigger an interrupt if it is enabled and the status flag is clear.</p> <p>Writing a INTPRD value that is less than the current counter value will result in an undefined state.</p> <p>If a counter event occurs at the same instant as a new zero or non-zero INTPRD value is written, the counter is incremented.</p> <p>Disable the interrupt event counter. No interrupt will be generated and ETFRG[INT] is ignored.</p> <p>Generate an interrupt on the first event INTCNT = 01 (first event).</p> <p>Generate interrupt on ETPS[INTCNT] = 1,0 (second event).</p> <p>Generate interrupt on ETPS[INTCNT] = 1,1 (third event).</p> |

### 35.4.6.3 Event-Trigger Prescale Register (ETPS)

Figure 35-87. Event-Trigger Prescale Register (ETPS) [offset = 36h]

|          |         |         |         |    |    |   |   |
|----------|---------|---------|---------|----|----|---|---|
| 15       | 14      | 13      | 12      | 11 | 10 | 9 | 8 |
| SOCBCNT  | SOCBPRD | SOCACNT | SOCAPRD |    |    |   |   |
| R-0      | R/W-0   | R-0     | R/W-0   |    |    |   |   |
| 7        | 4       | 3       | 2       | 1  | 0  |   |   |
| Reserved | INTCNT  | INTPRD  |         |    |    |   |   |
| R-0      | R-0     | R/W-0   |         |    |    |   |   |

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 35-47. Event-Trigger Prescale Register (ETPS) Field Descriptions

| Bits  | Name     | Value  | Description  |
|-------|----------|--|--|
| 15-14 | SOCBCNT  | <div>0</div> <div>1h</div> <div>2h</div> <div>3h</div> | <p>ePWM ADC Start-of-Conversion B Event (EPWMxSOCB) Counter Register.</p> <p>These bits indicate how many selected ETSEL[SOCBSEL] events have occurred.</p> <p>No events have occurred.</p> <p>1 event has occurred.</p> <p>2 events have occurred.</p> <p>3 events have occurred.</p>   |
| 13-12 | SOCBPRD  | <div>0</div> <div>1h</div> <div>2h</div> <div>3h</div> | <p>ePWM ADC Start-of-Conversion B Event (EPWMxSOCB) Period Select.</p> <p>These bits determine how many selected ETSEL[SOCBSEL] events need to occur before an EPWMxSOCB pulse is generated. To be generated, the pulse must be enabled (ETSEL[SOCBEN] = 1). The SOCB pulse will be generated even if the status flag is set from a previous start of conversion (ETFLG[SOCB] = 1). Once the SOCB pulse is generated, the ETPS[SOCBCNT] bits will automatically be cleared.</p> <p>Disable the SOCB event counter. No EPWMxSOCB pulse will be generated.</p> <p>Generate the EPWMxSOCB pulse on the first event: ETPS[SOCBCNT] = 0,1.</p> <p>Generate the EPWMxSOCB pulse on the second event: ETPS[SOCBCNT] = 1,0.</p> <p>Generate the EPWMxSOCB pulse on the third event: ETPS[SOCBCNT] = 1,1.</p>   |
| 11-10 | SOCACNT  | <div>0</div> <div>1h</div> <div>2h</div> <div>3h</div> | <p>ePWM ADC Start-of-Conversion A Event (EPWMxSOCA) Counter Register.</p> <p>These bits indicate how many selected ETSEL[SOCASEL] events have occurred.</p> <p>No events have occurred.</p> <p>1 event has occurred.</p> <p>2 events have occurred.</p> <p>3 events have occurred.</p>   |
| 9-8   | SOCAPRD  | <div>0</div> <div>1h</div> <div>2h</div> <div>3h</div> | <p>ePWM ADC Start-of-Conversion A Event (EPWMxSOCA) Period Select.</p> <p>These bits determine how many selected ETSEL[SOCASEL] events need to occur before an EPWMxSOCA pulse is generated. To be generated, the pulse must be enabled (ETSEL[SOCABEN] = 1). The SOCA pulse will be generated even if the status flag is set from a previous start of conversion (ETFLG[SOCAB] = 1). Once the SOCA pulse is generated, the ETPS[SOCACNT] bits will automatically be cleared.</p> <p>Disable the SOCA event counter. No EPWMxSOCA pulse will be generated.</p> <p>Generate the EPWMxSOCA pulse on the first event: ETPS[SOCACNT] = 0,1.</p> <p>Generate the EPWMxSOCA pulse on the second event: ETPS[SOCACNT] = 1,0.</p> <p>Generate the EPWMxSOCA pulse on the third event: ETPS[SOCACNT] = 1,1.</p> |
| 7-4   | Reserved | 0  | Reserved   |