TI DSP,MCU 및 Xilinux Zynq FPGA

프로그래밍 전문가 과정

이름	문지희
학생 이메일	mjh8127@naver.com
날짜	2018/5/4
수업일수	48 일차
담당강사	Innova Lee(이상훈)
강사 이메일	gcccompil3r@gmail.com

목차

Cortex-R5F Boot 코드 분석



Cortex-R5F Boot 코드 분석

- HL_sys_intvecs.asm

인터럽트 벡터테이블 - 인터럽트 처리하기 위한 루틴들을 가지고있는 구간

```
.sect ".intvecs"
   .arm
; import reference for interrupt routines
   .ref _c_int00
   .ref phantomInterrupt
   .def resetEntry
; interrupt vectors
                                                                              _c_int00 에서는 각 엔트리를 리셋한다.
resetEntry
          _c_int00
undefEntry
       b undefEntry
svcEntry
       b svcEntry
prefetchEntry
       b prefetchEntry
dataEntry
       b dataEntry
       b phantomInterrupt
       ldr pc,[pc,#-0x1b0]
       ldr pc,[pc,#-0x1b0]
```

```
_c_int00
```

```
96 void c int00(void)
98
 99 /* USER CODE BEGIN (5) */
100 /* USER CODE END */
101
                                                                                                 : 103
102
       /* Initialize Core Registers to avoid CCM Error */
103
       coreInitRegisters ();
                                                                                                 _coreInitRegisters_() CCM 에러를
104
       /* Initialize Stack Pointers */
                                                                                                 피하기 위해 core 레지스터를 초기화
105
       _coreInitStackPointer_();
106
                                                                                                 하는 작업을 한다.
107
       /* Reset handler: the following instructions read from the system exception status register
108
                                                                                                 : 106
109
        * to identify the cause of the CPU reset.
110
                                                                                                 _coreInitStackPointer_() :
                                                                                                                              스택
111
       switch(getResetSource())
112
                                                                                                 포인터를 초기화 함.
113
           case POWERON RESET:
114
           case DEBUG RESET:
115
           case EXT RESET:
116
117 /* USER CODE BEGIN (6) */
118 /* USER CODE END */
119
120
           /* Initialize L2RAM to avoid ECC errors right after power on */
121
           _memInit_();
122
123 /* USER CODE BEGIN (7) */
124 /* USER CODE END */
```

coreInitRegisters

```
113 /* System Core Interface Functions */
114
115 /** @fn void _coreInitRegisters_(void)
116 * @brief Initialize Core register
117 */
118 void _coreInitRegisters_(void);
119
```

F3 을 누르면 _corelnitRegisters_를 찾을 수 없는데 이는 어셈블리어로 되어있다는 의미이다.

coreInitRegisters(1)

```
46
                                                         HL_sys_core.asm 에서 _corelnitRegisters_를 찾음
47
            coreInitRegisters
     .def
48
     .asmfunc
                                                          여기서는 각 모드별로 cpsr 과 spsr 을 분리시키는 작업을 한다.
49
51 coreInitRegisters
                                                         리셋 이후(컴퓨터 전원이 켜진 이후)에 CPU는 Supervisor mode 가 된다.
52
     ; After reset, the CPU is in the Supervisor mode (M = 10011)
                                                          Supervisor: SWI(software interrupt)가 실행될 때 입력되는 운영체제의
54
        mov r0, lr
                                                          보호모드
55
        mov r1, #0x0000
56
        mov r2, #0x0000
                                                         IRQ: 일반 인터럽트
57
        mov r3, #0x0000
        mov r4, #0x0000
                                                         Abort: 내부 인터럽트의 종류 중 하나.(0으로 나눌 때)
59
        mov r5, #0x0000
60
        mov r6, #0x0000
                                                                   r0 에 Ir 의 값을 넣는다. 돌아가야 할 복귀주소를 r0 에 저장.
        mov r7, #0x0000
                                                         : 54
62
        mov r8, #0x0000
63
        mov r9, #0x0000
                                                                  r1~r13의 레지스터를 0으로 초기화한다.
                                                         : 55~67
64
        mov r10, #0x0000
        mov r11, #0x0000
                                                                   cpsr의 값을 r1에 저장한다.
                                                         : 68
66
        mov r12, #0x0000
67
        mov r13, #0x0000
                                                                   r1 의 값을 spsr cxsf로 저장한다.
                                                          : 69
        mrs r1, cpsr
69
        msr spsr cxsf, r1
        ; Switch to FIQ mode (M = 10001)
70
                                                         이는 슈퍼바이저 모드 전용 cpsr 을 만드는 작업을 한다. arm 에서는 모드가
71
        cps #17
                                                         여러 개가 존재하기 때문에 context switch 가 일어날 때 레지스터에
72
        mov lr, r0
73
        mov r8, #0x0000
                                                         저장되는데 만약 이를 소프트웨어적으로 처리하게 되면 많은 비용을 치뤄야
74
        mov r9, #0x0000
                                                         하기에 하드웨어적으로 이를 구성하였다.
75
        mov r10, #0x0000
76
        mov r11, #0x0000
77
        mov r12, #0x0000
                                                             f: CPSR 의 Flag 에 해당. 24~31 비트에 해당하는 것을 사용한다.(NZCV)
78
        mrs r1, cpsr
79
        msr spsr cxsf, r1
                                                             s: CPSR의 Status에 해당. 23~16 비트에 해당.
80
        ; Switch to IRQ mode (M = 10010)
81
        cps #18
                                                             x:CPSR의 Extension에 해당.15~8비트에 해당. 확장적으로 추가된 것.
82
        mov lr, r0
83
        mrs r1,cpsr
        msr spsr cxsf, r1
                                                             c: CPSR의 Control에 해당 0~7 비트에 해당.
        ; Switch to Abort mode (M = 10111)
85
86
        cps #23
                                                         spsr cxsf 는 f,s,x,c를 모두 사용한다. 모든 비트를 활성화함
87
        mov lr, r0
88
        mrs r1,cpsr
                                                                   cps 는 현재 동작모드를 변경하는 명령어.
                                                         :71
        msr spsr cxsf, r1
89
```

coreInitRegisters(2)

```
Undefined Instruction : 정의되지 않은 명령어가 왔을 때 (arm
          ; Switch to Undefined Instruction Mode (M = 11011)
 91
                                                                      64 비트, 하위호환)
          cps #27
          mov lr, r0
          mrs r1,cpsr
                                                                      여기까지 supervisor 모드, FIO 모드, IRO 모드, abort 모드, Undefined
          msr spsr cxsf, r1
          ; Switch to System Mode ( Shares User Mode registers ) (M = 11111)
                                                                      Instruction 모드, System 모드를 초기화 하였다.
 97
          mov lr, r0
                                                                      : 98~99
 98
          mrs r1,cpsr
          msr spsr_cxsf, r1
100
                                                                      mrs - 레지스터와 스페셜 레지스터의 제어
101
                                          c1, c0, #0x02
102
          mrc
               p15,
                       #0x00.
                                 r2,
                                                                      mrc, mcr - 레지스터와 코프로세서의 동작
103
                                  #0xF00000
          orr
               r2,
                       r2,
104
               p15,
                       #0x00,
                                 r2,
                                          c1, c0, #0x02
          mcr
105
               r2,
                       #0x40000000
                                                                      MRC p15, 0, , c1, c0, 2; Read CPACR(Coprocessor Access Control
106
          fmxr fpexc,
                                                                      Register, vfp 플로팅 포인트 유닛활성화를 어셈블리어로 만든 것.)
107
108
          fmdrr d0,
                          r1,
                                 r1
          fmdrr d1,
109
                          r1,
                                 r1
                                                                      cpacr 값을 r2 에 넣음.
          fmdrr d2,
110
                          r1,
                                 r1
111
          fmdrr d3,
                          r1,
                                 r1
                                                                      r2 와 0xF00000 을 or 연산함, 20~23 비트를 1 로 세팅함, cp10,
112
          fmdrr d4,
                          r1,
                                 r1
113
          fmdrr d5,
                          r1,
                                 r1
                                                                      cp11 을 1로 세팅하는 것임. 부동소수점을 사용하기 위한 작업.
114
          fmdrr d6.
                          r1,
                                 r1
115
          fmdrr d7,
                          r1,
                                 r1
116
          fmdrr d8,
                          r1,
                                 r1
                                                                      MCR p15, 0, , c1, c0, 2; Write CPACR
117
          fmdrr d9,
                          r1,
                                 r1
118
          fmdrr d10,
                          r1.
                                 r1
                                                                      mcr - 레지스터에 있는 값을 코프로세서를 통해 적음. 부동소수점
119
          fmdrr d11,
                          r1,
                                r1
          fmdrr d12,
120
                          r1,
                                r1
                                                                      처리를 할수 있게 된다.
121
          fmdrr d13,
                          r1,
                                r1
122
          fmdrr d14,
                          r1,
                                 r1
                                                                                  r2 에 0x40000000를 넣음. 30 번째 비트 활성화
                                                                      : 105
123
          fmdrr d15,
                          r1,
                                 r1
124
               next1
125 next1
                                                                                  VFP enable bit. Setting EN enables VFP functionality.
                                                                      [30]
126
          bl
               next2
127 next2
                                                                      Reset clears EN
128
          bl
               next3
129 next3
                                                                                  fmxr: Transfer contents between an ARM register
                                                                      :106
130
          bl
               next4
131 next4
                                                                      and a VFP system register
132
          bx
133
                                                                      r2 의 레지스터 정보를 fpexc 에 전송하여 30 번 비트를 킴
134
       .endasmfunc
125
```

: 108~123 fmdrr: Transfer contents between two ARM registers and a double-precision floating-point register.

double-precision floating-point register(32 비트인데도 double 을 사용할 수 있도록 하는 레지스터)

fmdrr - double 을 처리하는 레지스터를 0 으로 초기화시킴

:124~132 부동소수점 유닛은 1클록에 끝나지 않아 끝날 때 까지 지연시킴.fmdrr이 끝날 때 까지 지연한다.for문은 파이프라인이 깨지기 때문에 이 방법을 사용함.

:132 bx - r0 에 저장되어 있던 복귀주소로 점프함

coreInitStackPointer

170

```
137 ;-----
138; Initialize Stack Pointers
139; SourceId: CORE SourceId 002
140; DesignId : CORE DesignId 002
141; Requirements: HL CONQ CORE SR3
                                                                                스택을 할당해 주어야한다.
142
143
             _coreInitStackPointer_
                                                                                동작모드마다 별도의 스택을 부여함.
144
      .asmfunc
145
146 _coreInitStackPointer_
147
148
                                                                                :148 슈퍼바이저 모드로 바꿔줌
         cps #17
149
         ldr sp,
                      fiqSp
150
         cps #18
                                                                                : 149~159
         ldr sp,
151
                      irqSp
         cps #19
152
                                                                                각 모드마다 sp 에 값들을 넣어줌.
153
         ldr sp,
                      svcSp
154
         cps #23
155
         ldr sp,
                      abortSp
         cps #27
156
         ldr sp,
                      undefSp
157
                                                                                :162~167
         cps #31
158
159
         ldr sp,
                      userSp
                                                                                어셈블리어로 #define 을 하는 것.
160
         bx
              lr
161
                                                                                 .word 하면 오른쪽에 계산된 값들로 치환됨.
162 userSp .word 0x08000000+0x00001000
163 svcSp .word 0x08000000+0x00001000+0x00000100
164 figSp
         .word 0x08000000+0x00001000+0x00000100+0x00000100
                                                                                사용자에는 4096, 나머지 공간에는 256 의
165 irqSp
         .word 0x08000000+0x00001000+0x00000100+0x00000100+0x00000100
                                                                                스택공간을 준다.
166 abortSp .word 0x08000000+0x00001000+0x00000100+0x00000100+0x00000100
167 undefSp .word 0x08000000+0x00001000+0x00000100+0x00000100+0x00000100+0x00000100+0x00000100
168
169
      .endasmfunc
```

```
443
444 /* SourceId : SYSTEM SourceId 008 */
445 /* DesignId : SYSTEM DesignId 008 */
                                                                                   SYS_EXCEPTION = 0Xffffffe4u
446 /* Requirements : HL CONO SYSTEM SR9 */
447 resetSource t getResetSource(void)
                                                                                   POWERON_RESET = 0x8000u
448 {
449
       register resetSource t rst source;
                                                                                   SYS_EXCEPTION & POWERON_RESET 은 15 번째
450
451
       if ((SYS EXCEPTION & (uint32)POWERON RESET) != 0U)
                                                                                   비트가 1이 되어 if 문 만족한다.
452
453
           /* power-on reset condition */
                                                                                   :454
                                                                                                rst_source 에 0x8000u 를 넣고
454
           rst source = POWERON RESET;
455
                                                                                                SYS_EXCEPTION 에 0x0000ffffu 를
                                                                                   :457
456
           /* Clear all exception status Flag and proceed since it's power up */
457
           SYS EXCEPTION = 0x0000FFFFU;
                                                                                   넣음.
458
       else if ((SYS EXCEPTION & (uint32)EXT RESET) != 0U)
459
                                                                                                모든 excption 상태플래그 clear 하고
                                                                                   :456
460
                                                                                   부팅중에 있으면 마저 일처리해라.
461
           /* Reset caused due to External reset. */
462
           net counce - FYT RECET.
124 #define SYS EXCEPTION
                                (*(volatile uint32 *)0xFFFFFFE4U)
106 typedef enum
107 {
                         = 0x8000U, /**< Alias for Power On Reset
108
       OCC. PATILIBE DECET
                                    /**/ Alice for our rell.... need */
```

그리고 rst_source 를 리턴함.

memInit

```
메모리를 초기화시킴
591; Initialize RAM memory
592
                                                                                : 597
                                                                                        MINITGCR
                                                                                                    레지스터의
                                                                                                                주소를
         .def memInit
593
                                                                               load 하여 r12 에 저장
         .asmfunc
594
595
596 memInit
                                                                                        r4 에 10 을 저장
                                                                                :598
                                ;Load MINITGCR register address
597
          ldr
               r12, MINITGCR
598
          mov
               r4, #0xA
                                                                                :599
                                                                                        MINITGCR 에 10을 전달함.
                                ;Enable global memory hardware initialization
               r4, [r12]
599
          str
600
                                                                                : 601
                                                                                        MSINENA 인데
                                                                                                         오타가
                                                                                                                 났음.
          ldr r11, MSIENA
                                ;Load MSIENA register address
601
                                                                                MSINENA 레지스터 주소 값을 r11 에 넣음.
                                ;Bit position 0 of MSIENA corresponds to SRAM
          mov r4, #0x1
602
                                ;Enable auto hardware initalisation for SRAM
603
          str r4, [r11]
                                                                                :602
                                                                                        r4 에 1 을 넣음
                                ;Loop till memory hardware initialization comletes
604 mloop
          ldr r5, MSTCGSTAT
605
606
          ldr r4, [r5]
                                                                                        1을 MSINENA 에 전달함.
                                                                                :603
607
          tst r4, #0x100
               mloop
608
          beg
                                                                                :607~610
                                                                                               for 문의 어셈블리어임
609
610
          mov r4, #5
                                                                                r4 랑 0x100(8 번비트) and 함 0 이면 eq 가
                              ;Disable global memory hardware initialization
611
          str r4, [r12]
                                                                                만족되고 beq - loop 를 실행하는데 1 이면
          bx 1r
612
          .endasmfunc
613
                                                                                만족하지 않아 다음 연산인 mov를 실행함.
614
```

- : 610 r4 에 5 를 넣음
- :611 MINITGCR 에 5를 넣음 초기화하지 말라고 막아 놓는 것.
- : 612 호출하는 곳으로 돌아 감 (memlnit)

Table 2-40. Memory Hardware Initialization Global Control Register (MINITGCR) Field Descriptions

Bit	Field	Value	Description
31-4	Reserved	0	Reads return 0. Writes have no effect.
3-0	MINITGENA		Memory hardware initialization global enable key.
		Ah	Global memory hardware initialization is enabled.
		Others	Global memory hardware initialization is disabled.
			Note: It is recommended that a value of 5h be used to disable memory hardware initialization. This value will give maximum protection from an event that would inadvertently enable the controller.

A 가 들어오면 global memory hardware initialization 가 활성화 된다.

다른 값이 면 활성화 하지 않음.

Table 2-41. MBIST Controller/Memory Initialization Enable Register (MSINENA) Field Descriptions

Bit	Field	Field Value Description		
31-0	MSIENA		PBIST controller and memory initialization enable register. In memory self-test mode, all the corresponding bits of the memories to be tested should be set before enabling the global memory self-test controller key (MSTGENA) in the MSTGCR register (offset 58h). The reason for this is that MSTGENA, in addition to being the global enable for all individual PBIST controllers, is the source for the reset generation to all the PBIST controller state machines. Disabling the MSTGENA or MINITGENA key (by writing from an Ah to any other value) will reset all the MSIENA[31-0] bits to their default values.	
		0	In memory self-test mode (MSTGENA = Ah): PBIST controller [31-0] is disabled.	
			In memory Initialization mode (MINITGENA = Ah): Memory module [31-0] auto hardware initialization is disabled.	
		1	In memory self-test mode (MSTGENA = Ah): PBIST controller [31-0] is enabled.	
			In memory Initialization mode (MINITGENA = Ah): Memory module [31-0] auto hardware initialization is enabled.	
			Note: Software should ensure that both the memory self-test global enable key (MSTGENA) and the memory hardware initialization global key (MINITGENA) are not enabled at the same time.	

1 이 들어오게 되면

PBIST controller 를 활성화시킴.

Table 2-42. MSTC Global Status Register (MSTCGSTAT) Field Descriptions

Bit	Field	Value	Description	
31-9	Reserved	0	Reads return 0. Writes have no effect.	
8	MINIDONE		Memory hardware initialization complete status.	
			Note: Disabling the MINITGENA key (By writing from a Ah to any other value) will clear the MINIDONE status bit to 0.	
			Note: Individual memory initialization status is shown in the MINISTAT register.	
		0	Read: Memory hardware initialization is not complete for all memory.	
			Write: A write of 0 has no effect.	
		1	Read: Hardware initialization of all memory is completed.	
			Write: The bit is cleared to 0.	
7-1	Reserved	0	Reads return 0. Writes have no effect.	
0	MSTDONE		Memory self-test run complete status.	
			Note: Disabling the MSTGENA key (by writing from a Ah to any other value) will clear the MSTDONE status bit to 0.	
		0	Read: Memory self-test is not completed.	
			Write: A write of 0 has no effect.	
		1	Read: Memory self-test is completed.	
			Write: The bit is cleared to 0.	

_c_int00 (2)

coreEnavleEventBusExport

```
228 :-----
 229; Enable Event Bus Export
 230; SourceId: CORE SourceId 006
 231; DesignId: CORE DesignId 007
 232; Requirements: HL CONQ CORE SR6
                                                                                 : 239
                                                                                            PMCR 레지스터 값을 r0로 가져옴
 233
 234
                coreEnableEventBusExport
                                                                                 MRC p15, 0, , c9, c12, 0; Read PMCR Register MCR
 235
        .asmfunc
 236
                                                                                 p15, 0, , c9, c12, 0; Write PMCR Register
 237 coreEnableEventBusExport
 238
                                                                                 PMCR(Performance monitoring registers)
 239
                 p15, #0x00, r0,
                                       c9, c12, #0x00
 240
           orr
                 r0, r0,
                            #0x10
                                                                                            4 번비트를 1로 세팅
 241
            mcr
                 p15, #0x00, r0,
                                       c9, c12, #0x00
                                                                                 : 240
 242
            bx
                 1r
 243
                                                                                 디버깅을 허용하겠다. 외부에서 접근하는 버스를
        .endasmfunc
 244
                                                                                 허용해주겠다 라는 어셈블리어
 245
                                                                                 : 241
                                                                                            코프로세서에 세팅함
[4]
       \mathbf{x}
                Enable export of the events to the event bus for an external monitoring block, for example the
                ETM, to trace events:
                                                                                            복귀주소로 돌아감
                                                                                 :242
                0 = Export disabled. This is the reset value.
                1 = Export enabled.
F21
                Cuala count dividar
```

_c_int00 (3)

```
142
             /* Check if there were ESM group3 errors during power-up.
 143
              * These could occur during eFuse auto-load or during reads from flash OTP
              * during power-up. Device operation is not reliable and not recommended
 144
              * in this case. */
 145
             if ((esmREG->SR1[2]) != 0U)
 146
 147
 148
                esmGroup3Notification(esmREG,esmREG->SR1[2]);
 149
 150
 151
             /* Initialize System - Clock, Flash settings with Efuse self check */
 152
             systemInit();
108 #define esmREG ((esmBASE_t *)0xFFFFF500U)
      uint32 SR1[3U];
                                 /* 0x0018, 0x001C, 0x0020 */
```

: 143 eFuse - 과전류 들어왔을 때 알아서 끊어지는 것. Flash 쪽에서 문제가 발생하면 자동으로 문제를 차단해주는 기능이 들어가 있음. 과전류가 들어올 때 보호해주는 기능이 있다.

SR1[2] == 0x001C 이므로 if 문 만족

Table 16-10. ESM Status Register 2 (ESMSR2) Field Descriptions

Bit	Field	Value	Description
31-0	ESF2		Error Status Flag. Provides status information on a pending error.
			Read in User and Privileged mode. Write in Privileged mode only.
		0	Read: No error occurred; no interrupt is pending.
			Write: Leaves the bit unchanged.
		1	Read: Error occurred; interrupt is pending.
			Write: Clears the bit. ESMSSR2 is not impacted by this action.
			Note: In normal operation the flag gets cleared when reading the appropriate vector in the ESMIOFFHR offset register. Reading ESMIOFFHR will not clear the ESMSR1 and the shadow register ESMSSR2.

에러가 발생하여 인터럽트가 지연된다.

```
systemInit(1)
```

```
339 void systemInit(void)
340 {
341 /* USER CODE BEGIN (15) */
342 /* USER CODE END */
343
       /* Configure PLL control registers and enable PLLs.
344
        * The PLL takes (127 + 1024 * NR) oscillator cycles to acquire lock.
345
        * This initialization sequence performs all the tasks that are not
346
        * required to be done at full application speed while the PLL locks.
347
348
349
       setupPLL();
350
351
352 /* USER CODE BEGIN (16) */
353 /* USER CODE END */
354
355
       /* Enable clocks to peripherals and release peripheral reset */
356
       periphInit();
357
358 /* USER CODE BEGIN (17) */
359 /* USER CODE END */
360
361
       /* Configure device-level multiplexing and I/O multiplexing */
362
       muxInit();
363
364 /* USER CODE BEGIN (18) */
365 /* USER CODE END */
366
367
       /** - Set up flash address and data wait states based on the target CPU clock frequency
368
        * The number of address and data wait states for the target CPU clock frequency are specified
369
        * in the specific part's datasheet.
370
        */
371
       setupFlash();
372
373 /* USER CODE BEGIN (19) */
374 /* USER CODE END */
375
376
       /** - Configure the LPO such that HF LPO is as close to 10MHz as possible */
377
       trimLPO();
```

클록설정

setupPLL(1)

```
/Z|/: kequirements : nr_comQ_ststem_sks :/
73 void setupPLL(void)
74 {
75
76 /* USER CODE BEGIN (3) */
77 /* USER CODE END */
78
                                                                                       6 번비트와 1 번비트를 세팅함
                                                                             :80
     /* Disable PLL1 and PLL2 */
79
      systemREG1->CSDISSET = 0x00000002U | 0x00000040U;
80
    /*SAFETYMCUSW 28 D MR:NA <APPROVED> "Hardware status bit read check" */
81
      while((systemREG1->CSDIS & 0x42U) != 0x42U)
82
83
     /* Wait */
84
85
```

Table 2-30. Clock Source Disable Set Register (CSDISSET) Field Descriptions

Bit	Field	Value	Description
31-8	Reserved	0	Reads return 0. Writes have no effect.
7-3	SETCLKSR[7-3]OFF		Set clock source[7-3] to the disabled state.
		0	Read: Clock source[7-3] is enabled.
			Write: Clock source[7-3] is unchanged.
		1	Read: Clock source[7-3] is disabled.
			Write: Clock source[7-3] is set to the disabled state.
			Note: After a new clock source disable bit is set via the CSDISSET register, the new status of the bit will be reflected in the CSDIS register (offset 30h), the CSDISSET register (offset 34h), and the CSDISCLR register (offset 38h).
2	Reserved	1	Reads return 1. Writes have no effect.
1-0	SETCLKSR[1-0]OFF		Set clock source[1-0] to the disabled state.
		0	Read: Clock source[1-0] is enabled.
			Write: Clock source[1-0] is unchanged.
		1	Read: Clock source[1-0] is disabled.
			Write: Clock source[1-0] is set to the disabled state.
			Note: After a new clock source disable bit is set via the CSDISSET register, the new status of the bit will be reflected in the CSDIS register (offset 30h), the CSDISSET register (offset 34h), and the CSDISCLR register (offset 38h).

setupPLL(2)

```
87 /* Clear Global Status Register */
88 systemREG1->GBLSTAT = 0x301U;

Channel on which it is routed.

12-0 Reserved 0 Reads return 0. Writes have no effect.
```

있을 땐 0 을 리턴하고 쓸때는 아무런 효과가 없음.

setupPLL(3)

```
- Setup pll control register 1:
 93
 94
             - Setup reset on oscillator slip
             - Setup bypass on pll slip
 95
             - setup Pll output clock divider to max before Lock
 96
 97
             - Setup reset on oscillator fail
                                                                                  : 101~106
                                                                                                     28~24, 16~18, 8,10,12,15 번째
             - Setup reference clock divider
 98
                                                                                  비트를 1로 세팅.
             - Setup Pll multiplier
 99
100
                                                                                  f_{PLLCLK} = f_{POST-ODCLK} / 32
101
       systemREG1->PLLCTL1 = (uint32)0x00000000U
                               (uint32)0x20000000U
102
                                                                                  f_{INTCLK} = f_{OSCIN} / 8
                               (uint32)((uint32)0x1FU << 24U)
103
104
                               (uint32)0x00000000U
                                                                                  f VCOCLK = f INTCLK x 150
                               (uint32)((uint32)(8U - 1U)<< 16U)
105
                               (uint32)(0x9500U);
106
107
```

setupPLL(4)

```
TO/
                                                                    22~29, 12~14, 5, 4, 3, 2, 0 비트 1 로 세팅
             - Setup pll control register 2
108
109
             - Setup spreading rate
                                                                    10 번째 비트 0 으로 세팅
             - Setup bandwidth adjustment
110
111
             - Setup internal Pll output divider
                                                                    f_mod = f_s = f_INTCLK / 512
112
             - Setup spreading amount
113
       */
114
       systemREG1->PLLCTL2 = (uint32)((uint32)255U << 22U)
                                                                     meanless
                              (uint32)((uint32)7U << 12U)
115
                              (uint32)((uint32)(1U - 1U) << 9U)
116
                                                                    NV = 62 / 2048
117
                              (uint32)61U;
110
                                                                    f_POST-ODCLK = f_VCOCLK / 1
```

setupPLL(5)

```
---
                                                                    29 번 0 으로 픽스
             - Setup pll2 control register :
121
             - setup Pll output clock divider to max before Lock
122
             - Setup reference clock divider
                                                                    28~24, 18~16, 15, 12, 10, 8 비트 1 로 세팅
123
             - Setup internal Pll output divider
124
             - Setup Pll multiplier
125
                                                                    f POST-ODCLK2 = f OUTPUT-CLK2 / 1
       */
126
                                                                    f_{PLL2CLK} = f_{POST-ODCLK2} / 32
127
       systemREG2->PLLCTL3 = (uint32)((uint32)(1U - 1U) << 29U)
                             (uint32)((uint32)0x1FU << 24U)
128
                                                                    f_{INTCLK2} = f_{OSCIN} / 8
                             (uint32)((uint32)(8U - 1U)<< 16U)
129
                                                                    f VCOCLK2 = f INTCLK2 x 150
                             (uint32)(0x9500U);
130
```

setupPLL(6)

```
/** - Enable PLL(s) to start up or Lock */
132
133
       systemREG1->CSDIS = 0x00000000U
                                                                   2,3 번째 비트 1 로 세팅
134
                           0x00000000U
135
                           0x00000008U
136
                           0x00000080U
137
                           0x00000000U
138
                           0x00000000U
139
                           0x00000000U
140
                           0x00000004U;
```