TI DSP, MCU 및 Xilinx Zynq FPGA

프로그래밍 전문가 과정

강사 - Innova Lee(이상훈)
gcccompil3r@gmail.com
학생 - 하성용
accept0108@naver.com

FPGA 이해하기 좋은책들

MCU 에서 했던것을 FPGA 에서

우리가 징크(를 쓰고있음

vdhl 이랑

zynq 란 PL+PS 로 구성되있음 PL은 프로그램 로직 프로그램로직은 베릴로그랑 vhdl 이 동작하는 영역 즉 트랜지스터가 그만큼 많이박혀있음

PS 는 프로세싱 시스템 한마디로 리눅스가 올라갈수있음

우리는 PL과 PS를 묶어서 써야함

절차를 밟으려하는것


아직은 PL

세팅 -데스크톱에 이런걸 만들것

```
yong@yong-Z20NH-AS51B5U:~/Vivado/2017.1/bin$ ./vivado
CRITICAL WARNING: [Common 17-183] Failed to open handle vivado.jou. Please check
access permission of directory '/home/yong/Vivado/2017.1/bin'. You should resta
rt the application from a writable working directory.
CRITICAL WARNING: [Common 17-183] Failed to open handle vivado.log. Please check
access permission of directory '/home/yong/Vivado/2017.1/bin'. You should resta
rt the application from a writable working directory.

******* Vivado v2017.1 (64-bit)
    **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
    **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    *** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
```


어디서든 비바도 실행을 하기위해 작업을 세팅하는것




// 이거 문제잇음 수정필요(opt 설정이 나을거같음)
#!/usr/bin/env xdg-open
[Desktop Entry]
Name=xilinx SDK
Type=Application
Exec=/home/SDK/2017.1/bin/xsdk
Terminal=false
Icon=/home/SDK/2017.1/data/sdk/images/sdk_logo.ico
Comment=xilinx SDK Program
NoDisplay=false
Categories=Development;IDE;
Name[en]=SDK


#!/usr/bin/env xdg-open
[Desktop Entry]
Name=Xilinx SDK
Type=Application
Exec=/home/yong/SDK/2017.1/bin/xsdk
Terminal=false
Icon=/home/yong/SDK/2017.1/data/sdk/images/sdk_logo.ico
Comment=Xilinx SDK Program
NoDisplay=false
Categories=Development;IDE;
Name[en]=SDK

sdk 가 됬으면 비바도에도 동일한 작업을 해야함





create new vivado



→ Next

//RTL 프로젝트로 설정

Project Type

Specify the type of project to create.



•	RTL Project You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.
	<u>D</u> o not specify sources at this time
0	\underline{P} ost-synthesis Project: You will be able to add sources, view device resources, run design analysis, planning and implementation.
	Do not specify sources at this time
0	J/O Planning Project Do not specify design sources. You will be able to view part/package resources.
0	I <u>m</u> ported Project Create a Vivado project from a Synplify, XST or ISE Project File.
0	E <u>x</u> ample Project Create a new Vivado project from a predefined template.

verilog(베릴로그), verilog(베릴로그)로 하고 넥트스 넥스트 //보드에서 자이보 선택


cd Vivado/2017.1/data/boards/board files


보드가없어?→ https://reference.digilentinc.com/reference/software/vivado/board-files 다운받으면 데이타-보드-보드파일

~/Xilinx/Vivado/2017.1/data/boards/board_files ??// 옮길위치

아까 다운받은거 unzip vivado-boards-master.zip

이거를 저기 데이타 보드파일로 복사옮김 cp ~/Downloads/vivado-boards-master/board_files ./







🔞 🗊 New Project

Default Part


Choose a default Xilinx part or board for your project. This can be changed later.








//create block 디자인 누르면 이게 나옴





//서치

안보이면 + 클릭



//run





gpio 나왔으면 gpio 더블클릭 custom 으로 바꾸기

