
Xilinx Zynq FPGA TI DSP MCU 기반의 프로그래밍 및 회로 설계 전문가



<u>강사 이상훈</u> gcccompil3r@gmail.com

<u>학생 김민호</u> minking12@naver.com



```
73 static const hetINSTRUCTION t het1PROGRAM[58U] =
74 {
75
      /* CNT: Timebase
76
               - Instruction
                                                 = 0
77
               - Next instruction
                                                 = 1
78
               - Conditional next instruction = na
79
               - Interrupt
                                                 = na
               - Pin
80
                                                 = na
81
               - Reg
                                                 = T
      */
82
83
      {
          /* Program */
84
          0x00002C80U,
85
          /* Control */
86
87
          0x01FFFFFFU,
88
          /* Data */
          0xFFFFFF80U,
89
90
          /* Reserved */
91
          0x00000000U
92
      },
93
      /* PWCNT: PWM 0 -> Duty Cycle
                 - Instruction
94
                                                   = 1
95
                 - Next instruction
                                                   = 2
96
                 - Conditional next instruction = 2
97
                 - Interrupt
                                                   = 1
98
                 - Pin
                                                   = 8
      */
99
      {
90
          /* Program */
01
02
          0x000055C0U,
03
          /* Control */
          (0x00004006U | (uint32)((uint32)8U << 8U) | (uint32)((uint32)3U << 3U)),
94
          /* Data */
05
06
          0x00000000U,
07
          /* Reserved */
98
          0x00000000U
09
      },
10
      /* DJZ: PWM 0 -> Period
11
                 - Instruction
                                                   = 2
```


23.6.1 Instruction Summary


Table 23-73 presents a list of the instructions in the N2HET instruction set. The pages following describe each instruction in detail.


Table 23-73. Instruction Summary

Abbreviation	Instruction Name	Opcode	Sub-Opcode	Cycles ⁽¹⁾		
ACMP	Angle Compare	Ch		1		
ACNT	Angle Count	9h	9h -			
ADCNST	Add Constant	5h		2		
ADC	Add with Carry and Shift	4h	C[25:23] = 011, C5 = 1	1-3		
ADD	Add and Shift	Add and Shift 4h C[25:23] = 001, C5 = 1		1-3		
ADM32	Add Move 32	4h	C[25:23] = 000, C5 = 1			
AND	Bitwise AND and Shift	4h	C[25:23] = 010, C5 = 1	1-3		
APCNT	Angle Period Count	Eh	Eh -			
BR	Branch	Dh		1		
CNT	Count	6h		1-2		
DADM64	Data Add Move 64	2h		2		
DJZ	Decrement and Jump if -zero	Ah	P[7:6] = 10	1		
ECMP	Equality Compare	0h	C[6:5] = 00	1		
ECNT	Event Count	Ah	P[7:6] = 01	1		
MCMP	Magnitude Compare	0h	C[6] = 1	1		
MOV32	Move 32	4h	C[5] = 0	1-2		
MOV64	Move 64	1h		1		
OR	Bitwise OR	4h	C[25:23] = 100, C5 = 1	1-3		
PCNT	Period/Pulse Count	7h		1		
PWCNT	Pulse Width Count	Ah	P[7:6] = 11	1		
RADM64	Register Add Move 64	3h		1		
RCNT	Ratio Count	Ah	P[7:6] = 00, P[0] = 1	3		
SBB	Subtract with Borrow and Shift	4h	C[25:23] =110, C[5] = 1	1-3		
SCMP	Sequence Compare	0h	C[6:5] = 01	1		
SCNT	Step Count	Ah	P[7:6] = 00, P[0] = 0	3		
SHFT	Shift	Fh	C[3] = 0	1		
SUB	Subtract and Shift	4h	C[25:23] = 101, C[5] = 1	1-3		
WCAP	Software Capture Word	Bh		1		
WCAPE	Software Capture Word and Event Count	8h		1		
XOR	Bitwise Exclusive-Or and Shift	4h	C[25:23] = 111, C[5] = 1	1-3		

⁽¹⁾ Cycles refers to the clock cycle of the N2HET module; which on most devices is VCLK2. (Check the device datasheet description of clock domains to confirm). If the high-resolution prescale value is set to /1, then this is also the same as the number of HR clock cycles.







```
/* Program */
0x00002C80U,//13,11,10,7 bit on
/* Control */
0x01FFFFFFU,//24~0 bit on
/* Data */
0xFFFFFF80U,//31~7 bit on
/* Reserved */
0x00000000U
```

23.6.3.8 CNT (Count)




Figure 23-134. CNT Program Field (P31:P0)

31 26	3 25 2		21	10	3	12	9	8	7	6	5	4	1 0
0	Request Number	BRK	N	ext program address		0110		Angle count	Regis	ster	Comp. select	Res.	Int. ena
6	3	1		9		4		1		2	1	4	1

Figure 23-135. CNT Control Field (C31:C0)





Figure 23-136. CNT Data Field (D31:D0)



Cycles One or two

One cycle (time mode), two cycles (angle mode)

Register modified Selected register (A, B or T)

DescriptionThis instruction defines a virtual timer. The counter value stored in the data

field [D31:7] is incremented unconditionally on each execution of the instruction when in time mode (angle count bit [P8] = 0). When the count reaches the maximum count specified in the control field, the counter is reset.

It takes one cycle in this mode.

In angle mode (angle count bit [P8] = 1), CNT needs data from the software angle generator (SWAG). When in angle count mode the angle increment value will be 0 or 1. It takes two cycles in this mode.

Cycles One or two

One cycle (time mode), two cycles (angle mode)

Register modified

Selected register (A, B or T)

Description

This instruction defines a virtual timer. The counter value stored in the data field [D31:7] is incremented unconditionally on each execution of the instruction when in time mode (angle count bit [P8] = 0). When the count reaches the maximum count specified in the control field, the counter is reset.

It takes one cycle in this mode.

In angle mode (angle count bit [P8] = 1), CNT needs data from the software angle generator (SWAG). When in angle count mode the angle increment

value will be 0 or 1. It takes two cycles in this mode.

High-End Timer (N2HET) Module

SPNU563A-March 2018 Submit Documentation Feedback

Instruction Set

Copyright © 2018, Texas Instruments Incorporated



w.ti.com

angle_count	Specifies when the counter is incremented. A value of ON causes the
	and the state of the first and the state of

counter value to be incremented only if the new angle flag is set (NAF_global = 1). A value of OFF increments the counter each time the CNT instruction is executed.

Default value for this field is OFF.

comp When set to EQ the counter is reset, when it is equal to the maximum

count.

When set to GE the counter is reset, when it is greater or equal to the

maximum count. Default: GE.

irq ON generates an interrupt when the counter overflows to zero. The

interrupt is not generated until the data field is reset to zero. If irq is

set to OFF, no interrupt is generated.

Default: OFF.

max Specifies the 25-bit integer value that defines the maximum count

value allowed in the data field. When the count in the data field is equal to max, the data field is reset to 0 and the Z system flag is set

to 1.

data Specifies the 25-bit integer value serving as a counter.

Default: 0.