TI DSP, MCU 및 Xilinx Zynq FPGA 프로그래밍 전문가 과정

강사 - Innova Lee(이상훈) gcccompil3r@gmail.com 학생 - GJ (박현우) uc820@naver.com


목차

Zynq FPGA on Petalinux for PWM

- 1) pwm clock 분주 sequence
- 2) servo_pwm with test_bench & VHDL Code
- 3) pwm switch 만들기 & VHDL Code
- 4) vivado pwm ip 만들기 (카페 자료 참고)
- 5) pwm ip로 내부 LED & 외부 LED 결과

1) Pwm clock 분주 sequence


PWM period



$$f = \frac{1}{T} \implies | ^{\circ} \text{ TERMOT} \Rightarrow f = \left(\frac{I_{MS}}{I_{80}}\right)^{-1}$$

$$\stackrel{?}{\sim} \Delta S MHZ = I_{80} KHZ = [80]$$


Z, /80 M 经 跨可 有中 飞.





125×10 = 180×103 x scale


: Scale = 694


奇, 25MHZ 684H Count計划 180K477 12501 7

















Clk 180kHz.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity clk_180kHz is
port(
clk: in std_logic;
reset: in std_logic;
clk_out : out std_logic
end clk 180kHz;
architecture Behavioral of clk 180kHz is
signal temp : std_logic;
signal counter: integer range 0 to 346 := 0;
begin
frequency_divider: process(reset, clk)
begin
if(reset = '1') then
temp <= '0';
counter <= 0;
elsif rising edge(clk) then
if(counter = 346) then
temp <= NOT(temp);
counter <= 0;
else
counter <= counter + 1;
end if:
end if:
end process;
clk out <= temp;
end Behavioral;
```

Pwm servo.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity servo_pwm is
port(
clk: in std_logic;
reset : in std_logic;
pos : in std_logic_vector(7 downto 0);
servo : out std_logic
end servo_pwm;
architecture Behavioral of servo_pwm is
signal cnt: unsigned(11 downto 0);
signal pwmi : unsigned(9 downto 0);
beain
pwmi <= "00" & unsigned(pos) + 180;
counter: process(reset, clk) begin
if(reset = '1') then
cnt <= (others => '0');
elsif rising_edge(clk) then
if(cnt = 3599) then
cnt <= (others => '0');
else
cnt \le cnt + 1;
end if;
end if:
end process;
servo <= '1' when (cnt < pwmi) else '0';
end Behavioral;
```

Servo_pwm_clk_180kHz.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity servo_pwm_clk_180kHz is
port(
clk: in std_logic;
reset : in std_logic;
sw: in std_logic_vector(3 downto 0);
servo : out std_logic
end servo_pwm_clk_180kHz;
architecture Behavioral of servo_pwm_clk_180kHz is
component switch
port(
sw: in std logic vector(3 downto 0);
pos : out std_logic_vector(7 downto 0)
end component;
component clk_180kHz
port(
clk: in std_logic;
reset : in std_logic;
clk out : out std logic
end component;
component servo_pwm
port(
clk: in std_logic;
reset : in std_logic;
pos : in std_logic_vector(7 downto 0);
servo : out std_logic
end component;
```

```
signal clk_out : std_logic := '0';
signal pos : std_logic_vector(7 downto 0):
begin
switch_in : switch port map(
sw => sw, pos => pos
);

clk_180kHz_map : clk_180kHz port map(
clk => clk, reset => reset, clk_out => clk_out
);


servo_pwm_map : servo_pwm port map(
clk => clk_out, reset => reset,
pos => pos, servo => servo
);


end Behavioral;
```


Servo_pwm_clk_180kHz_tb.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity servo_pwm_clk180kHz_tb is
end servo_pwm_clk180kHz_tb;
architecture Test of servo_pwm_clk180kHz_tb is
component servo_pwm_clk180kHz
port(
clk: in std_logic;
reset : in std_logic;
pos: in std_logic_vector(9 downto 0);
servo : out std_logic
end component;
signal clk: std_logic := '0';
signal reset : std_logic := '0';
signal pos : std_logic_vector(9 downto 0) := (others => '0');
signal servo : std_logic;
constant clk_period : time := 8 ns;
```

```
begin
-- Unit Under Test
uut: servo pwm clk180kHz port map(
clk => clk
reset => reset,
pos => pos,
servo => servo
clk_process : process begin
clk <= '0';
wait for clk_period / 2;
clk <= '1';
wait for clk period / 2;
end process;
stimuli: process begin
reset <= '1';
wait for 50 ns;
reset <= '0';
wait for 50 ns:
pos <= b"00 0000 0000";
wait for 20 ms;
pos <= b"00_0011_1100";
wait for 20 ms;
pos <= b"00_0111_1000";
wait for 20 ms;
pos <= b"00_1011_0100";
wait;
end process;
end Test;
```







```
library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
     entity clk 180kHz is
         port(
             clk : in std_logic;
             reset : in std_logic;
             clk out : out std logic
         );
     end clk_180kHz;
11
     architecture Behavioral of clk_180kHz is
13
         signal temp : std_logic;
14
         signal counter: integer range 0 to 346 := 0;
15
     begin
         frequency_divider : process(reset, clk)
         begin
18
             if(reset = '1') then
                 temp <= '0';
                 counter <= 0;
             elsif rising edge(clk) then
                 if(counter = 346) then
                     temp <= NOT(temp);</pre>
24
                     counter <= 0;
                 else
                     counter <= counter + 1;
                 end if;
             end if;
29
         end process;
         clk_out <= temp;</pre>
     end Behavioral:
```

```
library IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
     use IEEE.NUMERIC_STD.ALL;
     entity servo pwm is
         port(
             clk : in std_logic;
             reset : in std logic;
             pos : in std_logic_vector(7 downto 0);
10
             servo : out std_logic
11
         );
     end servo pwm;
     architecture Behavioral of servo_pwm is
15
         signal cnt : unsigned(11 downto 0);
        signal pwmi : unsigned(9 downto 0);
17
    begin
18
         pwmi <= "00" & unsigned(pos) + 180;
         counter : process(reset, clk) begin
             if(reset = '1') then
                 cnt <= (others => '0');
             elsif rising_edge(clk) then
                 if(cnt = 3599) then
24
                     cnt <= (others => '0');
                 else
                     cnt <= cnt + 1;
27
                 end if;
             end if:
29
         end process:
31
         servo <= '1' when (cnt < pwmi) else '0';
32
    end Behavioral;
```

```
clk 180kHz.vhd
```

```
pwm servo.vhd
```

servo_pwm_clk_180kHz.vhd

```
library IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
                                                          switch.vhd
     entity servo pwm clk 180kHz is
         port(
                                                          g zybo.xdc
             clk : in std_logic;
             reset : in std_logic;
             sw : in std_logic_vector(3 downto 0);
             servo : out std_logic
         );
     end servo pwm clk 180kHz;
     architecture Behavioral of servo_pwm_clk_180kHz is
         component switch
             port(
                  sw : in std_logic_vector(3 downto 0);
17
                 pos : out std_logic_vector(7 downto 0)
             );
         end component;
                                                    switch_in : switch port map(
                                            42
                                                        SW => SW, pos => pos
         component clk_180kHz
                                                    );
             port(
                                            44
                  clk : in std_logic;
                                            45
                                                    clk 180kHz map : clk 180kHz port map(
24
                                                        clk => clk, reset => reset, clk out => clk out
                 reset : in std_logic;
                                                    );
                 clk out : out std logic
             );
                                            49
                                                    servo_pwm_map : servo_pwm port map(
27
         end component;
                                                        clk => clk_out, reset => reset,
                                                        pos => pos, servo => servo
         component servo_pwm
                                                    );
             port(
                 clk : in std_logic;
                                            54 end Behavioral;
                 reset : in std logic:
                  pos : in std_logic_vector(7 downto 0);
34
                 servo : out std logic
             );
         end component;
         signal clk_out : std_logic := '0';
         signal pos : std logic vector(7 downto 0);
```

```
library IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
     entity switch is
         port(
             sw : in std_logic_vector(3 downto 0);
             pos : out std_logic_vector(7 downto 0)
         );
     end switch;
     architecture Behavioral of switch is
42
43
     begin
         P1 : process begin
44
             switch : case sw is
                 when "0000" => pos <= X"00";
                 when "0001" => pos <= X"10";
                 when "0010" => pos <= X"20";
                 when "0011" => pos <= X"30";
                 when "0100" => pos <= X"40";
                 when "0101" => pos <= X"50";
52
                 when "0110" => pos <= X"60";
                 when "0111" => pos <= X"70";
                 when "1000" => pos <= X"80";
                 when "1001" => pos <= X"90";
                 when "1010" => pos <= X"A0";
                 when "1011" => pos <= X"B0";
                 when "1100" => pos <= X"C0";
                 when "1101" => pos <= X"D0";
                 when "1110" => pos <= X"E0";
                 when others => pos <= X"00";
             end case switch:
64
         end process;
     end Behavioral;
```

```
##Clock signal

set_property -dict {PACKAGE_PIN L16 IOSTANDARD LVCMOS33} [get_ports clk]

create_clock -period 8.000 -name sys_clk_pin -waveform {0.000 4.000} -add [get_ports clk]

##Switches

set_property -dict {PACKAGE_PIN G15 IOSTANDARD LVCMOS33} [get_ports {sw[0]}]

set_property -dict {PACKAGE_PIN P15 IOSTANDARD LVCMOS33} [get_ports {sw[1]}]

set_property -dict {PACKAGE_PIN W13 IOSTANDARD LVCMOS33} [get_ports {sw[2]}]

set_property -dict {PACKAGE_PIN T16 IOSTANDARD LVCMOS33} [get_ports {sw[3]}]

set_property IOSTANDARD LVCMOS33 [get_ports reset]

set_property PACKAGE_PIN T19 [get_ports reset]
```

5) PWM ip로 내부 LED & 외부 LED 결과



