

# TI DSP, MCU 및 Xilinx Zynq FPGA

## 프로그래밍 전문가 과정

강사 – Innova Lee(이상훈)

[gcccompil3r@gmail.com](mailto:gcccompil3r@gmail.com)

학생 – 문한나

[mhn97@naver.com](mailto:mhn97@naver.com)

```
Getting Started | HL_sys_startup.c | HL_sys_core.h | HL_sys_core.asm | HL_system.c | HL_system.h | HL_reg_system.h
372
373 /* USER CODE BEGIN (19) */
374 /* USER CODE END */
375
376 /** - Configure the LPO such that HF LPO is as close to 10MHz as possible */
377 trimLPO();
378
379
380
381 /* USER CODE BEGIN (20) */
382 /* USER CODE END */
383
384 /** - Wait for PLLs to start up and map clock domains to desired clock sources */
385 mapClocks();
386
387 /* USER CODE BEGIN (21) */
388 /* USER CODE END */
389
390 /** - set ECLK pins functional mode */
391 systemREG1->SYSPC1 = 0U;
392
393 /** - set ECLK pins default output value */
394 systemREG1->SYSPC4 = 0U;
395
396 /** - set ECLK pins output direction */
397 systemREG1->SYSPC2 = 1U;
398
399 /** - set ECLK pins open drain enable */
400 systemREG1->SYSPC7 = 0U;
401
402 /** - set ECLK pins pullup/pulldown enable */
403 systemREG1->SYSPC8 = 0U;
404
405 /** - set ECLK pins pullup/pulldown select */
406 systemREG1->SYSPC9 = 1U;
407
408 /** - Setup ECLK */
409 systemREG1->ECPCNTL = (uint32)((uint32)0U << 24U)
```

trimLPO();

```
Getting Started | HL_sys_startup.c | HL_sys_core.h | HL_sys_core.asm | HL_system.c | HL_system.h | HL_reg_system.h
141
142
143 /* SourceId : SYSTEM_SourceId_002 */
144 /* DesignId : SYSTEM_DesignId_002 */
145 /* Requirements : HL_CONQ_SYSTEM_SR6 */
146 void trimLPO(void)
147 {
148
149 /* USER CODE BEGIN (4) */
150 /* USER CODE END */
151
152 /** @b Initialize Lpo: */
153 /** Load TRIM values from OTP if present else load user defined values */
154 /**SAFETYMCUSW 139 S MR:13.7 <APPROVED> "Hardware status bit read check" */
155 if(LPO_TRIM_VALUE != 0xFFFFU)
156 {
157
158     systemREG1->LPOMONCTL = (uint32)((uint32)1U << 24U)
159                             | LPO_TRIM_VALUE;
160 }
161 else
162 {
163
164     systemREG1->LPOMONCTL = (uint32)((uint32)1U << 24U)
165                             | (uint32)((uint32)16U << 8U)
166                             | 16U;
167 }
168
169 /* USER CODE BEGIN (5) */
170 /* USER CODE END */
171
172 }
```

if(LPO\_TRIM\_VALUE != 0xFFFFU)

LPO\_TRIM\_VALUE

```

119
120 #define SYS_DOZE_MODE      0x000F3F02U
121 #define SYS_SNOOZE_MODE    0x000F3F03U
122 #define SYS_SLEEP_MODE     0x000FFFFFU
123 #define LPO_TRIM_VALUE      (((*(volatile uint32 *)0xF00801B4U) & 0xFFFF0000U)>>16U)
124 #define SYS_EXCEPTION      (*(volatile uint32 *)0xFFFFFE4U)
125

```

F008 검색

7.5.2.3 LPO Trim and Max HCLK

The HF LPO trim solution, LF LPO trim solution and maximum GCLK1 frequency can be read from TI OTP location F008 01B4h as shown in Figure 7-5 and described in Table 7-7.




Table 7-7. TI OTP Bank 0 LPO Trim and Max HCLK Information Field Descriptions

Bit	Field	Description
31-24	HFLPO_TRIM	HF LPO Trim Solution
23-16	LFLPO_TRIM	LF LPO Trim Solution
15-0	MAX_GCLK	Maximum GCLK1 Speed

#define LPO\_TRIM\_VALUE (((\*(volatile uint32 \*)0xF00801B4U) & 0xFFFF0000U)>>16U)

31~16 비트만 봄

HFLPO\_TRIM 과 LFLPO\_TRIM

## LPO TRIM? 저전력 오실레이터

### 6.6.1.2 Low-Power Oscillator

The Low-Power Oscillator (LPO) is comprised of two oscillators — HF LPO and LF LPO, in a single macro.

#### 6.6.1.2.1 Features

The main features of the LPO are:

- Supplies a clock at extremely low power to reduce power consumption. This is connected as clock source 4 of the Global Clock Module (GCM).
- Supplies a high-frequency clock for nontiming-critical systems. This is connected as clock source 5 of the GCM.
- Provides a comparison clock for the crystal oscillator failure detection circuit.




Figure 6-4. LPO Block Diagram

Figure 6-4 shows a block diagram of the internal reference oscillator. This is a low-power oscillator (LPO) and provides two clock sources: one nominally 80 kHz and one nominally 10 MHz.

상위 16 비트가 아니라면

```
if(LPO_TRIM_VALUE != 0xFFFFU)
{
    systemREG1->LPOMONCTL = (uint32)((uint32)1U << 24U)
    | LPO_TRIM_VALUE;
}
```

24 번비트 확인

**2.5.1.30 LPO/Clock Monitor Control Register (LPOMONCTL)**

The **LPOMONCTL** register, shown in [Figure 2-37](#) and described in [Table 2-49](#), controls the Low Frequency (Clock Source 4) and High Frequency (Clock Source 5) Low Power Oscillator's trim values.

**Figure 2-37. LPO/Clock Monitor Control Register (LPOMONCTL) (offset = 088h)**

31	25	24	23	17	16
Reserved		BIAS ENABLE	Reserved		OSCFRQCONFIGCNT
R-0		R/WP-1		R-0	
R/WP-0					
15	13	12	8	7	5
Reserved		HFTRIM		Reserved	
R-0		R/WP-10h		R-0	
R/WP-10h					
4	0				
LFTRIM					

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-49. LPO/Clock Monitor Control Register (LPOMONCTL) Field Descriptions**

Bit	Field	Value	Description
31-25	Reserved	0	Reads return 0. Writes have no effect.
24	BIAS ENABLE	0	Bias enable. The bias circuit inside the low-power oscillator (LPO) is disabled.
		1	The bias circuit inside the low-power oscillator (LPO) is enabled.
23-17	Reserved	0	Reads return 0. Writes have no effect.
16	OSCFRQCONFIGCNT	0	Configures the counter based on OSC frequency. Read: OSC freq is ≤ 20MHz. Write: A write of 0 has no effect.
		1	Read: OSC freq is > 20MHz and ≤ 80MHz. Write: A write of 1 has no effect.
15-13	Reserved	0	Reads return 0. Writes have no effect.

The bias circuit inside the low-power oscillator (LPO) is enabled.

오실레이터 내부 바이오스 회로 동작

8~12 5 비트 -> HFTRIM 로 동작이 바뀔 수 있음

High-frequency oscillator trim value. This four-bit value is used to center the HF oscillator's frequency.

Table 2-49. LPO/Clock Monitor Control Register (LPOMONCTL) Field Descriptions (continued)

Bit	Field	Value	Description
4-0	LFTRIM		Low-frequency oscillator trim value. This four-bit value is used to center the LF oscillator's frequency.  <b>Caution:</b> This value should only be changed when the LF oscillator is not the source for a clock domain, otherwise a system failure could result.  The following values are the ratio: $f / f_0$ in the F021 process.
		0	20.67
		1h	25.76
		2h	30.84
		3h	35.90
		4h	40.93
		5h	45.95
		6h	50.97
		7h	55.91
		8h	60.86
		9h	65.78
		Ah	70.75
		Bh	75.63
		Ch	80.61
		Dh	85.39
		Eh	90.23
		Fh	95.11
		10h	100.00% Default at Reset
		11h	104.84
		12h	109.51
		13h	114.31
		14h	119.01
		15h	123.75
		16h	128.62
		17h	133.31
		18h	138.03
		19h	142.75
		1Ah	147.32
		1Bh	152.02
		1Ch	156.63
		1Dh	161.38
		1Eh	165.90
		1Fh	170.42

10h 100.00% Default at Reset. -> 주파수 감소가 없다

Reset 시 디폴트 값이 10이므로 else 일 수 없음(ffff 일 수 없음)

TRIM? 파형성형회로

mapClocks();

```

Getting Started  HL_sys_startup.c  HL_sys_core.h  HL_sys_core.asm  HL_system.c  HL_system.h  HL_reg_system.h
244 f
245
246 /* SourceId : SYSTEM_SourceId_005 */
247 /* DesignId : SYSTEM_DesignId_005 */
248 /* Requirements : HL_CONQ_SYSTEM_SR7 */
249 void mapClocks(void)
250 {
251     uint32 SYS_CSVSTAT, SYS_CSDIS;
252
253 /* USER CODE BEGIN (11) */
254 /* USER CODE END */
255
256 /** @b Initialize @b Clock @b Tree: */
257 /** - Setup system clock divider for HCLK */
258 systemREG2->HCLKCNTL = 1U;
259
260 /** - Disable / Enable clock domain */
261 systemREG1->CDDIS = (uint32)((uint32)0U << 4U) /* AVCLK1 , 1 - OFF, 0 - ON */
262 | (uint32)((uint32)1U << 5U) /* AVCLK2 , 1 - OFF, 0 - ON */
263 | (uint32)((uint32)0U << 8U) /* VCLK3 , 1 - OFF, 0 - ON */
264 | (uint32)((uint32)0U << 9U) /* VCLK4 , 1 - OFF, 0 - ON */
265 | (uint32)((uint32)0U << 10U) /* AVCLK3 , 1 - OFF, 0 - ON */
266 | (uint32)((uint32)0U << 11U); /* AVCLK4 , 1 - OFF, 0 - ON */
267
268
269 /* Always check the CSDIS register to make sure the clock source is turned on and check
270  * the CSVSTAT register to make sure the clock source is valid. Then write to GHVSR to switch the clock.
271  */
272 /** - Wait for until clocks are locked */
273 SYS_CSVSTAT = systemREG1->CSVSTAT;
274 SYS_CSDIS = systemREG1->CSDIS;
275 while ((SYS_CSVSTAT & ((SYS_CSDIS ^ 0xFFU) & 0xFFU)) != ((SYS_CSDIS ^ 0xFFU) & 0xFFU))
276 {
277     SYS_CSVSTAT = systemREG1->CSVSTAT;
278     SYS_CSDIS = systemREG1->CSDIS;
279 } /* Wait */


```

HCLKCNTL

### 2.5.2.6 HCLK Control Register (HCLKCNTL)

This register is shown in Figure 2-64 and described in Table 2-77.

Figure 2-64. HCLK Control Register (HCLKCNTL) (offset = 54h)



LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

Table 2-77. HCLK Control Register (HCLKCNTL) Field Descriptions

Bit	Field	Value	Description
31-2	Reserved	0	Reads return 0. Writes have no effect.
1-0	HCLKR	0 1h 2h 3h	HCLK divider value. The value of HCLKR bits determine the HCLK frequency as a ratio of GCLK1. HCLK is equal to GCLK1 divide by 1. HCLK is equal to GCLK1 divide by 2. HCLK is equal to GCLK1 divide by 3. HCLK is equal to GCLK1 divide by 4.

1h: HCLK is equal to GCLK1 divide by 2.

1 이 들어오니까 2 분주 하겠다.

```
systemREG1->CDDIS = (uint32) ((uint32)0U << 4U) /* AVCLK1, 1 - OFF, 0 - ON */
4 번비트를 0 으로
```

### 2.5.1.13 Clock Domain Disable Register (CDDIS)

The **CDDIS** register, shown in [Figure 2-20](#) and described in [Table 2-32](#), controls the state of the clock domains.

**NOTE:** All the clock domains are enabled on wakeup.

The application should assure that when HCLK and VCLK\_sys are turned off through the HCLKOFF bit, the GCLK1 domain is also turned off.

The register bits in **CDDIS** are designated as high-integrity bits and have been implemented with error-correcting logic such that each bit, although read and written as a single bit, is actually a multi-bit key with error correction capability. As such, single-bit flips within the "key" can be corrected allowing protection of the system as a whole. An error detected is signaled to the ESM module.

**Figure 2-20. Clock Domain Disable Register (CDDIS) (offset = 3Ch)**

31																16															
Reserved																															
R-0																															
15								12								11				10				9				8			
Reserved																VCLKA4OFF				Reserved				Reserved				VCLK3OFF			
R-0																R/WP-0				R/WP-0				R/WP-0				R/WP-0			
7				6				5				4				3				2				1				0			
Reserved				RTICKL10FF				VCLKA2OFF				VCLKA1OFF				VCLK2OFF				VCLKPOFF				HCLKOFF				GCLK1OFF			
R/WP-0				R/WP-0				R/WP-0				R/WP-0				R/WP-0				R/WP-0				R/WP-0				R/WP-0			

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-32. Clock Domain Disable Register (CDDIS) Field Descriptions**

Bit	Field	Value	Description
31-12	Reserved	0-1	Reads return 0 or 1 and privilege mode writes allowed.
11	VCLKA4OFF	0 1	VCLKA4 domain off. The VCLKA4 domain is enabled. The VCLKA4 domain is disabled.
10-9	Reserved	0-1	Reads return 0 or 1 and privilege mode writes allowed.
8	VCLK3OFF	0 1	VCLK3 domain off. The VCLK3 domain is enabled. The VCLK3 domain is disabled.
7	Reserved	0-1	Reads return 0 or 1 and privilege mode writes allowed.
6	RTICK1OFF	0 1	RTICK1 domain off. The RTICK1 domain is enabled. The RTICK1 domain is disabled.
5-4	VCLKA[2-1]OFF	0 1	VCLKA[2-1] domain off. The VCLKA[2-1] domain is enabled. The VCLKA[2-1] domain is disabled.
3	VCLK2OFF	0 1	VCLK2 domain off. The VCLK2 domain is enabled. The VCLK2 domain is disabled.
2	VCLKPOFF	0 1	VCLK_periph domain off. The VCLK_periph domain is enabled. The VCLK_periph domain is disabled.

The VCLKA[1] domain is enabled.



VCLKA1 - 동작주파수 110mhz 사용


## 5.5 Switching Characteristics over Recommended Operating Conditions for Clock Domains

### Table 5-2. Clock Domain Timing Specifications

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
f <sub>OSC</sub>	OSC - oscillator clock frequency using an external crystal		5	20	MHz
f <sub>GCLK1</sub>	GCLK - R5F CPU clock frequency			300	MHz
f <sub>GCLK2</sub>	GCLK - R5F CPU clock frequency			300	MHz
f <sub>HCLK</sub>	HCLK - System clock frequency			150	MHz
f <sub>VCLK</sub>	VCLK - Primary peripheral clock frequency			110	MHz
f <sub>VCLK2</sub>	VCLK2 - Secondary peripheral clock frequency			110	MHz
f <sub>VCLK3</sub>	VCLK3 - Secondary peripheral clock frequency			150	MHz
f <sub>VCLKA1</sub>	VCLKA1 - Primary asynchronous peripheral clock frequency			110	MHz
f <sub>VCLKA2</sub>	VCLKA2 - Secondary asynchronous peripheral clock frequency			110	MHz
f <sub>VCLKA4</sub>	VCLKA4 - Secondary asynchronous peripheral clock frequency			110	MHz
f <sub>RTICK1</sub>	RTICK1 - clock frequency			f <sub>VCLK</sub>	MHz
f <sub>PROG/ERASE</sub>	System clock frequency - flash programming/erase			f <sub>HCLK</sub>	MHz
f <sub>ECLK1</sub>	External Clock 1			110	MHz
f <sub>ECLK2</sub>	External Clock 2			110	MHz
f <sub>ETMCLKOUT</sub>	ETM trace clock output			55	MHz
f <sub>ETMCLKIN</sub>	ETM trace clock input			110	MHz
f <sub>EXTCLKIN1</sub>	External input clock 1			110	MHz
f <sub>EXTCLKIN2</sub>	External input clock 2			110	MHz

### 6.6.2.2 Mapping of Clock Domains to Device Modules

Each clock domain has a dedicated functionality as shown in [Figure 6-6](#).




```
| (uint32)((uint32)1U << 5U) /* AVCLK2 , 1 - OFF, 0 - ON */
```

The VCLKA[2] domain is disabled.

### 6.6.2.2 Mapping of Clock Domains to Device Modules

Each clock domain has a dedicated functionality as shown in Figure 6-6.



```
| (uint32)((uint32)0U << 8U) /* VCLK3 , 1 - OFF, 0 - ON */
```

The VCLK3 domain is enabled.

```
| (uint32)((uint32)0U << 9U) /* VCLK4 , 1 - OFF, 0 - ON */
| (uint32)((uint32)0U << 10U) /* AVCLK3 , 1 - OFF, 0 - ON */
```

Reads return 0 or 1 and privilege mode writes allowed.

이미 Reserved되었음

```
| (uint32)((uint32)0U << 11U); /* AVCLK4 , 1 - OFF, 0 - ON */
```

The VCLKA4 domain is enabled.

랜 통신 하는 곳으로 들어가는 클럭

VCLKA3 - 동작주파수 150mhz 사용

문제? 주기가 너무 짧음, 150mhz 로 모터를 돌리면 안돌아감

Rc 형 모터는 20ms 라서 맞춰 줘야함(나눠줘야 한다)

```

/** - Wait for until clocks are locked */
SYS_CSVSTAT = systemREG1->CSVSTAT;
SYS_CSDIS = systemREG1->CSDIS;
while ((SYS_CSVSTAT & ((SYS_CSDIS ^ 0xFFU) & 0xFFU)) != ((SYS_CSDIS ^ 0xFFU) & 0xFFU))
{
    SYS_CSVSTAT = systemREG1->CSVSTAT;
    SYS_CSDIS = systemREG1->CSDIS;
} /* Wait */

```


Lock? 클럭주파수 고정

## CSVSTAT

### 2.5.1.19 Clock Source Valid Status Register (CSVSTAT)

The **CSVSTAT** register, shown in [Figure 2-26](#) and described in [Table 2-38](#), indicates the status of usable clock sources.

**Figure 2-26. Clock Source Valid Status Register (CSVSTAT) (offset = 54h)**



LEGEND: R = Read only; -n = value after reset

**Table 2-38. Clock Source Valid Register (CSVSTAT) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved.	0	Reads return 0. Writes have no effect.
7-3	CLKSR[7-3]V	0 1	Clock source[7-0] valid. Clock source[7-0] is not valid. Clock source[7-0] is valid. <b>Note:</b> If the valid bit of the source of a clock domain is not set (that is, the clock source is not fully stable), the respective clock domain is disabled by the Global Clock Module (GCM).
2	Reserved.	0	Reads return 0. Writes have no effect.
1-0	CLKSR[1-0]V	0 1	Clock source[1-0] valid. Clock source[1-0] is not valid. Clock source[1-0] is valid. <b>Note:</b> If the valid bit of the source of a clock domain is not set (that is, the clock source is not fully stable), the respective clock domain is disabled.

**NOTE:** A list of the available clock sources is shown in the [Table 2-29](#).

안정화가 되면 1, 아니면 0

## CSDIS

### 2.5.1.10 Clock Source Disable Register (CSDIS)

The **CSDIS** register, shown in [Figure 2-17](#) and described in [Table 2-28](#), controls and displays the state of the device clock sources.

**Figure 2-17. Clock Source Disable Register (CSDIS) (offset = 30h)**

31							8
Reserved							
R-0							
7	6	5	4	3	2	1	0
CLKSR7OFF	CLKSR6OFF	CLKSR5OFF	CLKSR4OFF	CLKSR3OFF	Reserved	CLKSR1OFF	CLKSR0OFF
R/WP-1	R/WP-1	R/WP-0	R/WP-0	R/WP-1	R-1	R/WP-1	R/WP-0

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

**Table 2-28. Clock Source Disable Register (CSDIS) Field Descriptions**

Bit	Field	Value	Description
31-8	Reserved	0	Reads return 0. Writes have no effect.
7-3	CLKSR[7-3]OFF	0	Clock source[7-3] off.
		0	Clock source[7-3] is enabled.
		1	Clock source[7-3] is disabled.
			<b>Note: On wakeup, only clock sources 0, 4, and 5 are enabled.</b>
2	Reserved	1	Reads return 1. Writes have no effect.
1-0	CLKSR[1-0]OFF	0	Clock source[1-0] off.
		0	Clock source[1-0] is enabled.
		1	Clock source[1-0] is disabled.
			<b>Note: On wakeup, only clock sources 0, 4, and 5 are enabled.</b>