

# Xilinx Zynq FPGA, TI DSP, MCU 기반의 프로그래밍 및 회로 설계 전문가 과정

강사 - Innova Lee(이상훈)


[gcccompil3r@gmail.com](mailto:gcccompil3r@gmail.com)

학생 - hoseong Lee(이호성)


[hslee00001@naver.com](mailto:hslee00001@naver.com)

CCS로 새프로젝트 만든후 HAL Code Generator로 새프로젝트 이름 같게해서 연결

1. VIM Channel 0-31 2: RTI Compare 0 : 연결 (Real Time Interrupt 실시간인터럽트)




: RTI Compare 0 을 사용하겠다. IRQ or FIQ 어느 모드로 해도 상관없다. 이제 RTI를 본다.




PLL2 ( Network Time Unit 3) 300MHz 로 내보내고 있다.

2. RTI, Compare 0 Period : 1.000 -> 1000으로 1초를 만들어준다.



3. Generate code

다시 CCS 로 와서 workspace



1초마다 인터럽트를 발생시켜 HetPORT1 (LED)를 켜다켰다 하는 코드

```
int main(void)
{
    /* USER CODE BEGIN (3) */
```

```

    rtiInit();

    gpioSetDirection(hetPORT1, 0xFFFFFFFF);

    rtiEnableNotification(rtiREG1, rtiNOTIFICATION_COMPARE0);

    _enable_IRQ_interrupt_();

    rtiStartCounter(rtiREG1, rtiCOUNTER_BLOCK0);    // ( 0xFFFFFC00U, 0U)

    while(1);


/* USER CODE END */

    return 0;
}

void rtiNotification(rtiBASE_t *rtiREG, uint32 notification)
{
    gpioSetPort(hetPORT1, gpioGetPort(hetPORT1) ^ 0xAA0);    //define hetPORT1
    ((gpioPORT_t *)0xFFF7B84CU) --> offset
}

```

Main 분석코드 분석하기



## 1. rtiInit () 함수

```

69 void rtiInit(void)
70 {
71 /* USER CODE BEGIN (2) */
72 /* USER CODE END */
73 /** @b Initialize @b RTI: */
74
75 /** - Setup NTU source, debug options and disable both counter blocks */
76 rtiREG1->GCTRL = (uint32)((uint32)0x5U << 16U) | 0x00000000U; // 101 0000 0000 0000 0000
77
78 /** - Setup timebase for free running counter 0 */
79 rtiREG1->TBCTRL = 0x00000000U;
80
81 /** - Enable/Disable capture event sources for both counter blocks */
82 rtiREG1->CAPCTRL = 0U | 0U;
83
84 /** - Setup input source compare 0-3 */
85 rtiREG1->COMPCTRL = 0x00001000U | 0x00000100U | 0x00000000U | 0x00000000U;
86
87 /** - Reset up counter 0 */
88 rtiREG1->CNT[0U].UCx = 0x00000000U;
89
90 /** - Reset free running counter 0 */
91 rtiREG1->CNT[0U].FRCx = 0x00000000U;
92
93 /** - Setup up counter 0 compare value
94 * - 0x00000000: Divide by 2^32
95 * - 0x00000001-0xFFFFFFFF: Divide by (CPUC0 + 1)
96 */
97 rtiREG1->CNT[0U].CPUCx = 7U;
98
99 /** - Reset up counter 1 */
100 rtiREG1->CNT[1U].UCx = 0x00000000U;
101
102 /** - Reset free running counter 1 */
103 rtiREG1->CNT[1U].FRCx = 0x00000000U;
104
105 /** - Setup up counter 1 compare value
106 * - 0x00000000: Divide by 2^32
107 * - 0x00000001-0xFFFFFFFF: Divide by (CPUC1 + 1)
108 */
109 rtiREG1->CNT[1U].CPUCx = 7U;

```

## -100번째 RTIUC

TMSS70LC43x 16/32 RISC Flash Microcontroller Technical Reference Manual (Rev. A) 601 / 2208 COMPCTRL

600 Real-Time Interrupt (RTI) Module Copyright © 2018, Texas Instruments Incorporated SPNU563A—March 2018 Submit Documentation Feedback

www.ti.com RTI Control Registers

### 17.3.7 RTI Compare Up Counter 0 Register (RTICPUC0)

The compare up counter 0 register holds the value to be compared with prescale counter 0 (RTIUC0). This register is shown in Figure 17-18 and described in Table 17-8.

**Figure 17-18. RTI Compare Up Counter 0 Register (RTICPUC0) [offset = 18h]**

31	CPUC0	16
	R/WP-0	
15	CPUC0	0
	R/WP-0	

LEGEND: R/W = Read/Write; WP = Write in privileged mode only; -n = value after reset

**Table 17-8. RTI Compare Up Counter 0 Register (RTICPUC0) Field Descriptions**

Bit	Field	Value	Description
31:0	CPUC0	0-FFFF FFFFh	<p>Compare up counter 0. This register holds the value that is compared with the up counter 0. When the compare shows a match, the free running counter 0 (RTIFRC0) is incremented. RTIUC0 is set to 0 when the counter value matches the RTICPUC0 value. The value set in this register prescales the RTI clock.</p> <p>If CPUC0 = 0, then <math>t_{\text{RTIUC0}} = \text{RTICLK}/(2^{32}-1)</math> (Setting CPUC0 equal to 0 is not recommended. Doing so will hold the Up Counter at 0 for 2 RTICLK cycles after it overflows from FFFF FFFFh to 0.)</p> <p>If CPUC0 ≠ 0, then <math>t_{\text{RTIUC0}} = \text{RTICLK}/(\text{RTICPUC0}+1)</math></p> <p>A read of this register returns the current compare value.</p> <p>A write to this register:</p> <ul style="list-style-type: none"> <li>• If TBEXT = 0, the compare value is updated.</li> <li>• If TBEXT = 1, the compare value is unchanged.</li> </ul>

### 17.3.8 RTI Capture Free Running Counter 0 Register (RTICAFRC0)

The capture free running counter 0 register holds the free running counter 0 on selected events. This

-112번째줄 `rtiREG1->CMP[0U].COMPx = 9375000U; → 여기서부터 녹음.파일`

RTI (Real Time Interrupt)

RTI Control Registers
www.ti.com

### 17.3.15 RTI Compare 0 Register (RTICOMP0)

The compare 0 register holds the value to be compared with the counters. This register is shown in Figure 17-26 and described in Table 17-16.

**Figure 17-26. RTI Compare 0 Register (RTICOMP0) [offset = 50h]**

31
16

COMP0

R/WP-0

15
0


COMP0

R/WP-0

LEGEND: R/W = Read/Write; WP = Write in privileged mode only; -n = value after reset

**Table 17-16. RTI Compare 0 Register (RTICOMP0) Field Descriptions**

Bit	Field	Value	Description
31-0	COMP0	0-FFFF FFFFh	<p>Compare 0. This registers holds a value that is compared with the counter selected in the compare control logic. If RTIFRC0 or RTIFRC1, depending on the counter selected, matches the compare value, an interrupt is flagged. With this register it is also possible to initiate a DMA request.</p> <p>A read of this register will return the current compare value.</p> <p>A write to this register (in privileged mode only) will update the compare register with a new compare value.</p>




$$T = 1/f = 1/9.375 = 1/9.375/(10^6) = 1/9375000 = 0.106 \times 10^{-6}$$

-115 rtiREG1->CMP[0U].UDCPx = 9375000U;

### 17.3.16 RTI Update Compare 0 Register (RTIUDCP0)

The update compare 0 register holds the value to be added to the compare register 0 value on a compare match. This register is shown in Figure 17-27 and described in Table 17-17.

Figure 17-27. RTI Update Compare 0 Register (RTIUDCP0) [offset = 54h]



LEGEND: R/W = Read/Write; WP = Write in privileged mode only; -n = value after reset

Table 17-17. RTI Update Compare 0 Register (RTIUDCP0) Field Descriptions


Bit	Field	Value	Description
31-0	UDCP0	0-FFFF FFFFh	Update compare 0. This register holds a value that is added to the value in the compare 0 (RTICOMP0) register each time a compare matches. This function allows periodic interrupts to be generated without software intervention. A read of this register will return the value to be added to the RTICOMP0 register on the next compare match. A write to this register will provide a new update value.

-136번째줄 rtiREG1->INTFLAG = 0x0007000FU; //1,2,3,4 , 16,17,18

### 17.3.27 RTI Interrupt Flag Register (RTIINTFLAG)

The corresponding flags are set at every compare match of the RTIFRCx and RTICOMPx values, whether the interrupt is enabled or not. This register is shown in Figure 17-38 and described in Table 17-28.

Figure 17-38. RTI Interrupt Flag Register (RTIINTFLAG) [offset = 88h]



LEGEND: R/W = Read/Write; R = Read only; W1CP = Write 1 to clear in privilege mode only; -n = value after reset

Bit	Field	Value	Description
31-19	Reserved	0	Reads return 0. Writes have no effect.
18	OVL1INT	0	Free running counter 1 overflow interrupt flag. This bit determines if an interrupt is pending. <i>Read:</i> No interrupt is pending. <i>Write:</i> Bit is unchanged.
		1	<i>Read:</i> Interrupt is pending. <i>Write:</i> Bit is cleared to 0.
17	OVL0INT	0	Free running counter 0 overflow interrupt flag. This bit determines if an interrupt is pending. <i>Read:</i> No interrupt is pending. <i>Write:</i> Bit is unchanged.
		1	<i>Read:</i> Interrupt is pending. <i>Write:</i> Bit is cleared to 0.
16	TBINT	0	Timebase interrupt flag. This flag is set when the TBEXT bit is cleared by detection of a missing external clock edge. It will not be set by clearing TBEXT by software. It determines if an interrupt is pending. <i>Read:</i> No interrupt is pending. <i>Write:</i> Bit is unchanged.
		1	<i>Read:</i> Interrupt is pending. <i>Write:</i> Bit is cleared to 0.
15-4	Reserved	0	Reads return 0. Writes have no effect.
3	INT3	0	Interrupt flag 3. These bits determine if an interrupt due to a Compare 3 match is pending. <i>Read:</i> No interrupt is pending. <i>Write:</i> Bit is unchanged.
		1	<i>Read:</i> Interrupt is pending. <i>Write:</i> Bit is cleared to 0.
2	INT2	0	Interrupt flag 2. These bits determine if an interrupt due to a Compare 2 match is pending. <i>Read:</i> No interrupt is pending. <i>Write:</i> Bit is unchanged.
		1	<i>Read:</i> Interrupt is pending. <i>Write:</i> Bit is cleared to 0.
1	INT1	0	Interrupt flag 1. These bits determine if an interrupt due to a Compare 1 match is pending. <i>Read:</i> No interrupt is pending. <i>Write:</i> Bit is unchanged.
		1	<i>Read:</i> Interrupt is pending. <i>Write:</i> Bit is cleared to 0.

17,18 번째, Free running counter 0 overflow interrupt flag → 오타라고 생각하심 선생님



Bit	Field	Value	Description
0	INT0	0	Interrupt flag 0. These bits determine if an interrupt due to a Compare 0 match is pending. Read: No interrupt is pending. Write: Bit is unchanged.
		1	Read: Interrupt is pending. Write: Bit is cleared to 0.

rtiInit() 함수가 끝났다 – 녹음 30분

이제 main에 돌아와서


```
72
73 int main(void)
74 {
75     /* USER CODE BEGIN (3) */
76     rtiInit();
77
78     gpioSetDirection(hetPORT1, 0xFFFFFFFF);
79
80     rtiEnableNotification(rtiREG1, rtiNOTIFICATION_COMPARE0);
81
82     _enable_IRQ_interrupt_();
83
84     rtiStartCounter(rtiREG1, rtiCOUNTER_BLOCK0);
85
86     while(1);
87
88     /* USER CODE END */
89
90     return 0;
91 }
```

HetPORT1 로 들어가 본다.


```
163 #define hetPORT1 ((gioPORT_t *)0xFF7B84CU)
164
```

B84C 가 안나온다. 그럼 FFF7을 찾아 본다. 데이터시트.


Datasheet -> SPNR043 -> TMS570LC43\_SCHEMATICS\_REVE 회로도를 본다.



-확인




→ R153



실험에서 HET1\_00 Right Top 이 밝혀진 것을 볼 수 있었다.

GPIO 로 쓰이고 있다는 것을 알 수 있다.



➔ 75 MHz -> 8분주 = 9.735 Mhz ->  $1/9.75 = 0.106 \times 10^{-6} \times 9.735 = 1\text{m}$  (임 1ms 로 계산하면 편함으로) 여기다 우리는 1000을 곱해줘서 1초를 만들어 줬었다.

\_enable\_IRQ\_interrupt 1시간 50분

```
73 int main(void)
74 {
75     /* USER CODE BEGIN (3) */
76     rtiInit();
77
78     gpioSetDirection(hetPORT1, 0xFFFFFFFF);
79
80     rtiEnableNotification(rtiREG1, rtiNOTIFICATION_COMPARE0);
81
82     _enable_IRQ_interrupt_();
83
84     rtiStartCounter(rtiREG1, rtiCOUNTER_BLOCK0);
85
86     while(1);
87
88     /* USER CODE END */
89
90     return 0;
91 }
92 }
```

```
513; Requirements: HL_CONQ_CORE_S88
514
515     .def _enable_IRQ_interrupt_
516     .asmfunc
517
518 _enable_IRQ_interrupt_
519
520     cpsie i
521     bx     lr
522
523     .endasmfunc
524
```

-84번째줄 main rtiStartCounter(rtiREG1, rtiCOUNTER\_BLOCK0); // ( 0xFFFFFC00U, 0U)

```
73 int main(void)
74 {
75     /* USER CODE BEGIN (3) */
76     rtiInit();
77
78     gpioSetDirection(hetPORT1, 0xFFFFFFFF);
79
80     rtiEnableNotification(rtiREG1, rtiNOTIFICATION_COMPARE0);
81
82     _enable_IRQ_interrupt_();
83
84     rtiStartCounter(rtiREG1, rtiCOUNTER_BLOCK0); // ( 0xFFFFFC00U, 0U) |
85
86     while(1);
87
88     /* USER CODE END */
89
90     return 0;
91 }
92 }
```

```

163 void rtiStartCounter(rtiBASE_t *rtiREG, uint32 counter)
164 {
165     /* USER CODE BEGIN (4) */
166     /* USER CODE END */
167
168     rtiREG->GCTRL |= ((uint32)1U << (counter & 3U));
169
170     /** @note The function rtiInit has to be called before this function can be used.\n
171     *         This function has to be executed in privileged mode.
172     */
173
174     /* USER CODE BEGIN (5) */
175     /* USER CODE END */
176 }

```

\*전체동작 - 2시간

```

73 int main(void)
74 {
75     /* USER CODE BEGIN (3) */
76     rtiInit();
77
78     gpioSetDirection(hetPORT1, 0xFFFFFFFF);
79
80     rtiEnableNotification(rtiREG1, rtiNOTIFICATION_COMPARE0);
81
82     _enable_IRQ_interrupt_();
83
84     rtiStartCounter(rtiREG1, rtiCOUNTER_BLOCK0); // ( 0xFFFFFC00U, 0U)
85
86     while(1);
87
88
89     /* USER CODE END */
90
91     return 0;
92 }
93
94 void rtiNotification(rtiBASE_t *rtiREG, uint32 notification)
95 {
96     gpioSetPort(hetPORT1, gpioGetPort(hetPORT1) ^ 0x00000001);
97 }
98
99

```

Rtinotification -> 은 인터럽트가 발생하면 1초가 지나면 동작함.

```

353 /* Requirements : RL_Comp_GPIO_SR */
354 uint32 gpioGetPort(gioPORT_t *port)
355 {
356     /* USER CODE BEGIN (9) */
357     /* USER CODE END */
358
359     return port->DIN;
360 }

```

gpioGetPort : 지금 이 포트에 들어와있는 신호가 있는지 없는지 보겠다.

hetPORT1 : hetPORT1번만 가지고 제어를 해야한다.

```
163 #define hetPORT1 ((gioPORT_t *)0xFFF7B84CU)
164
```

## QUIZ 1. N2HET 을 활용해 LED 8 개 전부 키기


```

1111 1111 1111 0111 1011 1000 0100 1101
{
het1  1000 0000 0000 0000 0000 0000 0000 0001
31 29 27 25      18,17      5
1010 1010 0000 0110 0000 0000 0010 0001 = a a 0 6 0 0 2 1
value 0111 1111 1111 0111 1011 1000 0100 1100

7 f f 7 b 8 4 a

```

#define hetPORT1 ((gioPORT\_t \*)0xFFF7B84CU) 0xfff7b85c 는 hetPORT1의 주소이다.



```

void rtiNotification(rtiBASE_t *rtiREG, uint32 notification)
{
    gpioSetPort(hetPORT1, gpioGetPort(hetPORT1) ^ 0x80000001);    //define hetPORT1 ((gpioPORT_t *)0xFFF7B84CU) --> offset
}

/* USER CODE BEGIN 4 */

```

GpioGetPort(hetPORT1)는 모두 0x00000000 ^ 0x80000001 -> NHET100, NHET131 비트만  
켜놓은 상태이다. 모두 키기 위해서는 31 29 25 18,17 5 키면된다.

즉 0x 00000000 ^ a a 0 6 0 0 2 1 하면 된다.

```

int main(void)
{
    /* USER CODE BEGIN (3) */
    rtiInit();

    gpioSetDirection(hetPORT1, 0xFFFFFFFF);

    rtiEnableNotification(rtiREG1, rtiNOTIFICATION_COMPARE0);

    _enable_IRQ_interrupt_();

    rtiStartCounter(rtiREG1, rtiCOUNTER_BLOCK0);    // ( 0xFFFFFC00U, 0U)

    while(1);

    /* USER CODE END */

    return 0;
}

void rtiNotification(rtiBASE_t *rtiREG, uint32 notification)
{
    gpioSetPort(hetPORT1, gpioGetPort(hetPORT1) ^ 0xAA0);    //define hetPORT1
    ((gpioPORT_t *)0xFFF7B84CU) --> offset
}

```



