

TI DSP, MCU 및 Xilinx Zynq FPGA

프로그래밍 전문가 과정

강사 – Innova Lee(이상훈)

gcccompil3r@gmail.com

학생 – 문한나

mhn97@naver.com

부팅코드 분석해보기

```
Getting Started | HL_sys_startup.c | HL_sys_core.h | HL_sys_core.asm
92
93 /* SourceId : STARTUP_SourceId_001 */
94 /* DesignId : STARTUP_DesignId_001 */
95 /* Requirements : HL_CONQ_STARTUP_SR1 */
96 void _c_int00(void)
97 {
98
99 /* USER CODE BEGIN (5) */
100 /* USER CODE END */
101
102 /* Initialize Core Registers to avoid CCM Error */
103 coreInitRegisters();
104
105 /* Initialize Stack Pointers */
106 _coreInitStackPointer();
107
108 /* Reset handler: the following instructions read from the system exception status register
109  * to identify the cause of the CPU reset.
110  */
111 switch(getResetSource())
112 {
113     case POWERON_RESET:
114     case DEBUG_RESET:
115     case EXT_RESET:
116
117 /* USER CODE BEGIN (6) */
118 /* USER CODE END */
119
120 /* Initialize L2RAM to avoid ECC errors right after power on */
121 _memInit();
122
123 /* USER CODE BEGIN (7) */
124 /* USER CODE END */
125
126 /* USER CODE BEGIN (8) */
127 /* USER CODE END */
128
129
```

`_coreInitRegisters_();`

```
Getting Started | HL_sys_startup.c | HL_sys_core.h | HL_sys_core.asm
109 * @note: Use this macro for UNDEF Mode Stack length (in bytes)
110 */
111 #define UNDEF_STACK_LENGTH 0x00000100U
112
113 /* System Core Interface Functions */
114
115 /** @fn void _coreInitRegisters_(void)
116 * @brief Initialize Core register
117 */
118 void _coreInitRegisters_(void);
119
120 /** @fn void _coreInitStackPointer_(void)
121 * @brief Initialize Core stack pointer
122 */
123 void _coreInitStackPointer_(void);
124
125 /** @fn void _getCPSRValue_(void)
126 * @brief Get CPSR Value
127 */
128 uint32 _getCPSRValue_(void);
129
130 /** @fn void _checkMemInitOn_(void)
131 * @brief Wait until Mem Init is complete if initiated already.
132 */
133 void _checkMemInitOn_(void);
134
135 /** @fn void _gotoCPUIdle_(void)
136 * @brief Take CPU to Idle state
137 */
138 void _gotoCPUIdle_(void);
139
140 /** @fn void _coreEnableIrqVicOffset_(void)
141 * @brief Enable Irq offset propagation via Vic controller
142 */
143 void _coreEnableIrqVicOffset_(void);
144
145 /** @fn void _coreEnableVfp_(void)
146 * @brief Enable vector floating point unit
147 */
```

어셈블리어를 봐야함

```
Getting Started | HL_sys_startup.c | HL_sys_core.h | HL_sys_core.asm
49
50
51_coreInitRegisters_
52
53 ; After reset, the CPU is in the Supervisor mode (M = 10011)
54     mov r0, lr
55     mov r1, #0x0000
56     mov r2, #0x0000
57     mov r3, #0x0000
58     mov r4, #0x0000
59     mov r5, #0x0000
60     mov r6, #0x0000
61     mov r7, #0x0000
62     mov r8, #0x0000
63     mov r9, #0x0000
64     mov r10, #0x0000
65     mov r11, #0x0000
66     mov r12, #0x0000
67     mov r13, #0x0000
68     mrs r1, cpsr
69     msr spsr_cxsf, r1
70     ; Switch to FIQ mode (M = 10001)
71     cps #17
72     mov lr, r0
73     mov r8, #0x0000
74     mov r9, #0x0000
75     mov r10, #0x0000
76     mov r11, #0x0000
77     mov r12, #0x0000
78     mrs r1, cpsr
79     msr spsr_cxsf, r1
80     ; Switch to IRQ mode (M = 10010)
81     cps #18
82     mov lr, r0
83     mrs r1, cpsr
84     msr spsr_cxsf, r1
85     ; Switch to Abort mode (M = 10111)
86     cps #23
```

mov r0, lr

: 복귀 주소를 r0에 넣음

mov r1, #0x0000

: 초기화

mrs r1, cpsr

: cpsr 을 r1 레지스터에 저장

msr spsr_cxsf, r1

: r1에서 읽어 온 데이터를 spsr_cxsf 에 넣어줌

(spsr 레지스터는 모드마다 하드웨어적으로 하나씩 구현되어 있음)

; Switch to FIQ mode (M = 10001)

: M = 10001로 모드 변경

3.7 Program status registers

The processor contains one **CPSR** and five SPSRs for exception handlers to use. The program status registers:

- hold information about the most recently performed ALU operation
- control the enabling and disabling of interrupts
- set the processor operating mode.

Figure 3-4 shows the bit arrangement in the status registers.




Figure 3-4 Program status register

3.7.11 The M bits

M[4:0] are the mode bits. These bits determine the processor operating mode as Table 3-3 shows.

Table 3-3 PSR ode bit values
















M[4:0]	Mode
b10000	User
b10001	FIQ
b10010	IRQ

Table 3-3 PSR ode bit values (continued)

M[4:0]	Mode
b10011	Supervisor
b10111	Abort
b11011	Undefined
b11111	System

각각 모드마다 사용하는 레지스터가 다름. 그래서 사용하는 레지스터 초기화 하는 작업

General registers and program counter

System and User	FIQ	Supervisor	Abort	IRQ	Undefined
R0	R0	R0	R0	R0	R0
R1	R1	R1	R1	R1	R1
R2	R2	R2	R2	R2	R2
R3	R3	R3	R3	R3	R3
R4	R4	R4	R4	R4	R4
R5	R5	R5	R5	R5	R5
R6	R6	R6	R6	R6	R6
R7	R7	R7	R7	R7	R7
R8	 R8_fiq	R8	R8	R8	R8
R9	 R9_fiq	R9	R9	R9	R9
R10	 R10_fiq	R10	R10	R10	R10
R11	 R11_fiq	R11	R11	R11	R11
R12	 R12_fiq	R12	R12	R12	R12
R13	 R13_fiq	 R13_svc	 R13_abt	 R13_irq	 R13_und
R14	 R14_fiq	 R14_svc	 R14_abt	 R14_irq	 R14_und
R15	R15 (PC)	R15 (PC)	R15 (PC)	R15 (PC)	R15 (PC)

Program status registers

 CPSR	 CPSR	 CPSR	 CPSR	 CPSR	 CPSR
	 SPSR_fiq	 SPSR_svc	 SPSR_abt	 SPSR_irq	 SPSR_und

 = banked register

Figure 3-3 Register organization

```

100
101
102     mrc    p15,      #0x00,    r2,      c1, c0, #0x02
103     orr    r2,      r2,        #0xF00000
104     mcr    p15,      #0x00,    r2,      c1, c0, #0x02
105     mov    r2,      #0x40000000
106     fmxr   fpexc,    r2
107
108     fmdrr  d0,      r1,      r1
109     fmdrr  d1,      r1,      r1
110     fmdrr  d2,      r1,      r1
111     fmdrr  d3,      r1,      r1
112     fmdrr  d4,      r1,      r1
113     fmdrr  d5,      r1,      r1
114     fmdrr  d6,      r1,      r1
115     fmdrr  d7,      r1,      r1
116     fmdrr  d8,      r1,      r1
117     fmdrr  d9,      r1,      r1
118     fmdrr  d10,     r1,      r1
119     fmdrr  d11,     r1,      r1
120     fmdrr  d12,     r1,      r1
121     fmdrr  d13,     r1,      r1
122     fmdrr  d14,     r1,      r1
123     fmdrr  d15,     r1,      r1
124     bl     next1
125 next1
126     bl     next2
127 next2
128     bl     next3
129 next3
130     bl     next4
131 next4
132     bx     r0
133
134     .endasmfunc
135

```

```

mrc p15, #0x00, r2, c1, c0, #0x02
orr r2, r2, #0xF00000
mcr p15, #0x00, r2, c1, c0, #0x02

```

To access the CPACR, read or write CP15 with:

MRC p15, 0, <Rd>, c1, c0, 2 ; Read CPACR

System Control

MCR p15, 0, <Rd>, c1, c0, 2 ; Write CPACR

CPACR에 접근하기 위한 코드

[23:22]	cp11	Defines access permissions for the FPU.
[21:22]	cp10	<p>If the FPU is not included for this processor, these bits are RAZ/WI.</p> <p>If the FPU is included, both cp10 and cp11 must be programmed to the same value:</p> <p>b00 = Access denied. Attempts to access generates an Undefined Instruction exception. This is the reset value.</p> <p>b01 = Privileged mode access only</p> <p>b10 = Reserved</p> <p>b11 = Privileged and User mode access.</p>

#0xF00000 21~23번째 비트를 1로 세팅

따라서 b11 = Privileged and User mode access

```

mov r2, #0x40000000
fmxr fpexc, r2

```

0100이니까 30번 비트를 보면 됨

11.3.3 Floating-Point Exception Register, FPExc

The FPEXC Register characteristics are:

Purpose	Provides global enable and disable control of the VFP extension, and indicate how the state of this extension is recorded.
----------------	--

Usage constraints

- The **FPEXC** Register is accessible in Privileged modes only.
- Clearing EN disables VFP functionality, causing all VFP instructions apart from privileged system register accesses to generate an Undefined Instruction exception.

Configurations Use this register if the device is configured as a Cortex-R5F processor.

Attributes See Table 11-6.

Figure 11-4 shows the bit assignments.




Figure 11-4 FPEXC Register bit assignments

Table 11-6 shows the bit assignments.

Table 11-6 FPEXC Register bit assignments

Bits	Name	Function
[31]	-	RAZ.
[30]	EN	VFP enable bit. Setting EN enables VFP functionality. Reset clears EN.
[29]	DEX	Set when an Undefined Instruction exception is taken because of a vector instruction that would have been executed if the processor supported vectors. This field is cleared when an Undefined Instruction exception is taken for any other reason. Resets to zero. In single-precision only configurations, this bit is not set for any double-precision operations, whether they are vector operations or not.
[28:0]	-	RAZ.

VFP를 가능하게 함. 사용한 후 0으로 다시 바꿈

```
fmdrr d0,      r1,  r1
```

```

fmdrr d1,      r1,      r1
fmdrr d2,      r1,      r1
fmdrr d3,      r1,      r1
fmdrr d4,      r1,      r1
fmdrr d5,      r1,      r1
fmdrr d6,      r1,      r1
fmdrr d7,      r1,      r1
fmdrr d8,      r1,      r1
fmdrr d9,      r1,      r1
fmdrr d10,     r1,      r1
fmdrr d11,     r1,      r1
fmdrr d12,     r1,      r1
fmdrr d13,     r1,      r1
fmdrr d14,     r1,      r1
fmdrr d15,     r1,      r1

```

32 bit 두개를 64 bit 로 사용(더블 전용 레지스터)

전부 0으로 초기화

3.3.1. FMDRR

FMDRR transfers data from two ARM1136 registers to a VFP11 double-precision register. The ARM1136 registers do not have to be contiguous. Figure 3.1 shows the format of the FMDRR instruction.

Figure 3.1. FMDRR instruction format

31	28	27	26	25	24	23	22	21	20	19	16	15	12	11	10	9	8	7	6	5	4	3	0
cond	1	1	0	0	0	1	0	0		Rn		Rd	1	0	1	1	0	0	0	1		Dm	

b1 next1

next1

b1 next2

next2

b1 next3

next3

b1 next4

위에서 하고 있는 설정(fmdrr)이 끝날 때까지 시간을 벌기 위한 코드

Call 하면 파이프라인이 깨지기 때문

next4

bx r0

r0 로 점프. r0 에는 복귀주소가 들어가 있음

coreInitRegisters(); 끝!!

void _coreInitStackPointer_(void);

```
Getting Started HL_sys_startup.c HL_sys_core.h HL_sys_core.asm
145
146 _coreInitStackPointer_
147
148     cps    #17
149     ldr    sp,      fiqSp
150     cps    #18
151     ldr    sp,      irqSp
152     cps    #19
153     ldr    sp,      svcSp
154     cps    #23
155     ldr    sp,      abortSp
156     cps    #27
157     ldr    sp,      undefSp
158     cps    #31
159     ldr    sp,      userSp
160     bx     lr
161
162 userSp .word 0x08000000+0x00001000
163 svcSp  .word 0x08000000+0x00001000+0x00000100
164 fiqSp  .word 0x08000000+0x00001000+0x00000100+0x00000100
165 irqSp  .word 0x08000000+0x00001000+0x00000100+0x00000100+0x00000100
166 abortSp .word 0x08000000+0x00001000+0x00000100+0x00000100+0x00000100+0x00000100
167 undefSp .word 0x08000000+0x00001000+0x00000100+0x00000100+0x00000100+0x00000100+0x00000100
168
169     .endasmfunc
170
```

위에서 설정한 모드 각각 스택 공간을 할당해줌

User -> 4096 / 나머지 -> 256

.endasmfunc

함수 끝!!

```
switch(getResetSource())
{
    case POWERON_RESET:
    case DEBUG_RESET:
    case EXT_RESET:
```

```

Getting Started HL_sys_startup.c HL_sys_core.h HL_sys_core.asm HL_system.c
445 /* Requirements : HL_CONQ_SYSTEM_SR9 */
446 /* Requirements : HL_CONQ_SYSTEM_SR9 */
447 resetSource_t getResetSource(void)
448 {
449     register resetSource_t rst_source;
450
451     if ((SYS_EXCEPTION & (uint32)POWERON_RESET) != 0U)
452     {
453         /* power-on reset condition */
454         rst_source = POWERON_RESET;
455
456         /* Clear all exception status Flag and proceed since it's power up */
457         SYS_EXCEPTION = 0x0000FFFFU;
458     }
459     else if ((SYS_EXCEPTION & (uint32)EXT_RESET) != 0U)
460     {
461         /* Reset caused due to External reset. */
462         rst_source = EXT_RESET;
463         SYS_EXCEPTION = (uint32)EXT_RESET;
464     }

```

SYS_EXCEPTION

```

120 #define SYS_DOZE_MODE          0x000F3F02U
121 #define SYS_SMOOZE_MODE        0x000F3F03U
122 #define SYS_SLEEP_MODE         0x000FFFFFU
123 #define LPO_TRIM_VALUE         (((*(volatile uint32 *)0xF00801B4U) & 0xFFFF0000U)>>16U)
124 #define SYS_EXCEPTION          (*(volatile uint32 *)0xFFFFFE4U)
125

```

Table 2-18. Primary System Control Registers (continued)

Offset	Acronym	Register Description	Section
BCh	SSIR4	System Software Interrupt Request 4 Register	Section 2.5.1.38
C0h	RAMGCR	RAM Control Register	Section 2.5.1.39
C4h	BMMCR1	Bus Matrix Module Control Register 1	Section 2.5.1.40
CCh	CPURSTCR	CPU Reset Control Register	Section 2.5.1.41
D0h	CLKCNTL	Clock Control Register	Section 2.5.1.42
D4h	ECPCNTL	ECP Control Register	Section 2.5.1.43
DCh	DEVCR1	DEV Parity Control Register 1	Section 2.5.1.44
E0h	SYSECR	System Exception Control Register	Section 2.5.1.45
E4h	SYSESR	System Exception Status Register	Section 2.5.1.46
E8h	SYSTASR	System Test Abort Status Register	Section 2.5.1.47
ECh	GLBSTAT	Global Status Register	Section 2.5.1.48
F0h	DEVID	Device Identification Register	Section 2.5.1.49
F4h	SSIVEC	Software Interrupt Vector Register	Section 2.5.1.50
F8h	SSIF	System Software Interrupt Flag Register	Section 2.5.1.51

2.5.1.46 System Exception Status Register (SYSESR)

The SYSESR register, shown in Figure 2-53 and described in Table 2-65, shows the source for different resets encountered. Previous reset source status bits are not automatically cleared if new resets occur. After reading this register, the software should clear any flags that are set so that the source of future resets can be determined. Any bit in this register can be cleared by writing a 1 to the bit.

Figure 2-53. System Exception Status Register (SYSESR) (offset = E4h)

31																16															
Reserved																															
R-0																															
15				14				13				12				11				10				8							
PORST				OSCRST				WDRST				Reserved				DBGST				Reserved											
R/WC-X				R/WC-X*				R/WC-X*				R-0				R/WC-X*				R-0											
7				6				5				4				3				2				0							
ICSTRST				Reserved				CPURST				SWRST				EXTRST				Reserved											
R/WC-X*				R/WC-X*				R/WC-X*				R/WC-X*				R/WC-X*				R-0											

LEGEND: R/W = Read/Write; R = Read only; C = Clear; X = value is unchanged after reset; X* = 0 after PORST but unchanged after other resets; -n = value after reset

```
if ((SYS_EXCEPTION & (uint32)POWERON_RESET) != 0U)
```

```
POWERON_RESET
```

```
105 */
106 typedef enum
107 {
108     POWERON_RESET = 0x8000U, /**< Alias for Power On Reset */
109     OSC_FAILURE_RESET = 0x4000U, /**< Alias for Osc Failure Reset */
110     WATCHDOG_RESET = 0x2000U, /**< Alias for Watch Dog Reset */
111     WATCHDOG2_RESET = 0x1000U, /**< Alias for Watch Dog 2 Reset */
112     DEBUG_RESET = 0x0800U, /**< Alias for Debug Reset */
113     INTERCONNECT_RESET = 0x0080U, /**< Alias for Interconnect Reset */
114     CPU0_RESET = 0x0020U, /**< Alias for CPU 0 Reset */
115     SW_RESET = 0x0010U, /**< Alias for Software Reset */
116     EXT_RESET = 0x0008U, /**< Alias for External Reset */
117     NO_RESET = 0x0000U /**< Alias for No Reset */
118 }resetSource_t;
119
```

0x8000U 15 번째 비트 세팅

Table 2-65. System Exception Status Register (SYSESR) Field Descriptions

Bit	Field	Value	Description
31-16	Reserved	0	Reads return 0. Writes have no effect.
15	PORST	0 1	Power-on reset. This bit is set when a power-on reset occurs, either internally asserted by the VMON or externally asserted by the nPORRST pin. 0 No power-on reset has occurred since this bit was last cleared. 1 A reset was caused by a power-on reset. (This bit should be cleared after being read so that subsequent resets can be properly identified as not being power-on resets.)
14	OSCRST	0 1	Reset caused by an oscillator failure or PLL cycle slip. This bit is set when a reset is caused by an oscillator failure or PLL slip. Write 1 will clear this bit. Write 0 has no effect. Note: The action taken when an oscillator failure or PLL slip is detected must be configured in the PLLCTL1 register. 0 No reset has occurred due to an oscillator failure or a PLL cycle slip. 1 A reset was caused by an oscillator failure or a PLL cycle slip.
13	WDRST	0 1	Watchdog reset flag. This bit is set when the last reset was caused by the digital watchdog (DWD). Write 1 will clear this bit. Write 0 has no effect. 0 No reset has occurred because of the DWD. 1 A reset was caused by the DWD.
12	Reserved	0	Reads return 0. Writes have no effect.
11	DBGRST	0 1	Debug reset flag. This bit is set when the last reset was caused by the debugger reset request. Write 1 will clear this bit. Write 0 has no effect. 0 No reset has occurred because of the debugger. 1 A reset was caused by the debugger.
10-8	Reserved	0	Reads return 0. Writes have no effect.
7	ICSTRST	0 1	Interconnect reset flag. This bit is set when the last CPU reset was caused by the entering and exiting of interconnect self-test check. While the interconnect is under self-test check, the CPU is also held in reset until the interconnect self-test is complete. 0 No CPUx reset has occurred because of an interconnect self-test check. 1 A reset has occurred to the CPUx because of the interconnect self-test check.
6	Reserved	0	Reads return 0. Writes have no effect.

```
rst_source = POWERON_RESET;
```

```
rst_source = 0x8000U
```

```
SYS_EXCEPTION = 0x0000FFFFU;
```

```

119
120 #define SYS_DOZE_MODE          0x000F3F02U
121 #define SYS_SNOOZE_MODE        0x000F3F03U
122 #define SYS_SLEEP_MODE          0x000FFFFFU
123 #define LPO_TRIM_VALUE          (((*(volatile uint32 *)0xF00801B4U) & 0xFFFF0000U)>>16U)
124 #define SYS_EXCEPTION           (*(volatile uint32 *)0xFFFFFE4U)
125

```

0~15 번비트까지 1 로 세팅

```

504     else
505     {
506         /* No_reset occurred. */
507         rst_source = NO_RESET;
508     }
509
510     return rst_source;
511 }

```

```
return rst_source;
```

0x8000 리턴한다

```
119
120     /* Initialize L2RAM to avoid ECC errors right after power on */
121     _memInit();
122
```


```
Getting Started  HL_sys_startup.c  HL_sys_core.h  HL_sys_core.asm  HL_system.c  HL_system.h
590 ;-----
591 ;Initialize RAM memory
592
593 .def memInit
594     .asmfunc
595
596 _memInit_
597     ldr    r12, MINITGCR    ;Load MINITGCR register address
598     mov    r4, #0xA        ;Enable global memory hardware initialization
599     str    r4, [r12]
600
601     ldr    r11, MSIENA      ;Load MSIENA register address
602     mov    r4, #0x1        ;Bit position 0 of MSIENA corresponds to SRAM
603     str    r4, [r11]      ;Enable auto hardware initialisation for SRAM
604 mloop    ;Loop till memory hardware initialization completes
605     ldr    r5, MSTCGSTAT
606     ldr    r4, [r5]
607     tst    r4, #0x100
608     beq    mloop
609
610     mov    r4, #5
611     str    r4, [r12]      ;Disable global memory hardware initialization
612     bx     lr
613     .endasmfunc
614
615 ;-----
```

```
ldr    r12, MINITGCR
```

```
90     uint32 MSTGCR;        /* 0x0058 */
91     uint32 MINITGCR;      /* 0x005C */
92     uint32 MSINENA;        /* 0x0060 */
```

2.5.1.21 Memory Hardware Initialization Global Control Register (MINITGCR)

The **MINITGCR** register, shown in Figure 2-28 and described in Table 2-40, enables automatic hardware memory initialization.

Figure 2-28. Memory Hardware Initialization Global Control Register (MINITGCR) (offset = 5Ch)

LEGEND: R/W = Read/Write; R = Read only; WP = Write in privileged mode only; -n = value after reset

Table 2-40. Memory Hardware Initialization Global Control Register (MINITGCR) Field Descriptions

Bit	Field	Value	Description
31-4	Reserved	0	Reads return 0. Writes have no effect.
3-0	MINITGENA	Ah Others	Memory hardware initialization global enable key. Global memory hardware initialization is enabled. Global memory hardware initialization is disabled. Note: It is recommended that a value of 5h be used to disable memory hardware initialization. This value will give maximum protection from an event that would inadvertently enable the controller.

```
ldr    r12, MINITGCR    ;Load MINITGCR register address
mov    r4, #0xA         ;Enable global memory hardware initialization
str    r4, [r12]
```

Global memory hardware initialization is enabled.

```
ldr    r11, MSIENA      ;Load MSIENA register address
mov    r4, #0x1         ;Bit position 0 of MSIENA corresponds to SRAM
str    r4, [r11]        ;Enable auto hardware initialisation for SRAM
```

```

mloop                                     ;Loop till memory hardware initialization completes
ldr  r5, MSTCGSTAT
ldr  r4, [r5]
tst  r4, #0x100

```

Write: The bit is cleared to 0.
Write: A write of 0 has no effect.

```
beq  mloop
```

r4 와 #0x100 의 &연산 한 값이 0 이면 계속 루프를 돈다.(8 번 비트가 1 이 될 때 까지 계속 돌)

Read: Hardware initialization of all memory is completed.

```

93  uint32 MSTFAIL;                      /* 0x0064 */
94  uint32 MSTCGSTAT;                    /* 0x0068 */
95  uint32 MINISTAT;                     /* 0x006C */


```

2.5.1.23 MSTC Global Status Register (MSTCGSTAT)

The **MSTCGSTAT** register, shown in [Figure 2-30](#) and described in [Table 2-42](#), shows the status of the memory hardware initialization and the memory self-test.

※ 사각형

Figure 2-30. MSTC Global Status Register (MSTCGSTAT) (offset = 68h)



LEGEND: R/W = Read/Write; R = Read only; C = Clear; WP = Write in privileged mode only; -n = value after reset

Table 2-42. MSTC Global Status Register (MSTCGSTAT) Field Descriptions

Bit	Field	Value	Description
31-9	Reserved	0	Reads return 0. Writes have no effect.
8	MINIDONE	0	Memory hardware initialization complete status. Note: Disabling the MINITGENA key (By writing from a Ah to any other value) will clear the MINIDONE status bit to 0. Note: Individual memory initialization status is shown in the MINISTAT register. <i>Read:</i> Memory hardware initialization is not complete for all memory. <i>Write:</i> A write of 0 has no effect.
		1	<i>Read:</i> Hardware initialization of all memory is completed. <i>Write:</i> The bit is cleared to 0.
7-1	Reserved	0	Reads return 0. Writes have no effect.
0	MSTDONE	0	Memory self-test run complete status. Note: Disabling the MSTGENA key (by writing from a Ah to any other value) will clear the MSTDONE status bit to 0. <i>Read:</i> Memory self-test is not completed. <i>Write:</i> A write of 0 has no effect.
		1	<i>Read:</i> Memory self-test is completed. <i>Write:</i> The bit is cleared to 0.

하드웨어를 전부 초기화한 후 루프를 빠져나감

```

mov  r4, #5
str  r4, [r12]                          ;Disable global memory hardware initialization

```

Table 2-40. Memory Hardware Initialization Global Control Register (MINITGCR) Field Descriptions

Bit	Field	Value	Description
31-4	Reserved	0	Reads return 0. Writes have no effect.
3-0	MINITGENA	Ah Others	Memory hardware initialization global enable key. Global memory hardware initialization is enabled. Global memory hardware initialization is disabled. Note: It is recommended that a value of 5h be used to disable memory hardware initialization. This value will give maximum protection from an event that would inadvertently enable the controller.

Global memory hardware initialization is disabled.

bx lr

복귀주소로 돌아감!!

```

134      /* This allows the CPU to signal any single-bit or double-bit errors detected
135      * by its ECC logic for accesses to program flash or data RAM.
136      */
137      _coreEnableEventBusExport_();
138
139 /* USER CODE BEGIN (10) */
140 /* USER CODE END */
141
142      /* Check if there were ESM group3 errors during power-up.
143      * These could occur during eFuse auto-load or during reads from flash OTP
144      * during power-up. Device operation is not reliable and not recommended
145      * in this case. */
146      if ((esmREG->SR1[2]) != 0U)
147      {
148          esmGroup3Notification(esmREG,esmREG->SR1[2]);
149      }
150
151      /* Initialize System - Clock, Flash settings with eFuse self check */
152      systemInit();
153
154 /* USER CODE BEGIN (11) */
155 /* USER CODE END */
156
157      /* Enable IRQ offset via Vic controller */
158      _coreEnableIrqVicOffset_();
159
160      /* Initialize VIM table */
161      vimInit();
162
163 /* USER CODE BEGIN (12) */
164 /* USER CODE END */
165      /* Configure system response to error conditions signaled to the ESM group1 */
166      /* This function can be configured from the ESM tab of HALCoGen */
167      esmInit();
168
169 /* USER CODE BEGIN (13) */
170 /* USER CODE END */
171

```

coreEnableEventBusExport();

```

.def      _coreEnableEventBusExport_
.asmfunc

_coreEnableEventBusExport_

        mrc      p15, #0x00, r0,          c9, c12, #0x00
        orr      r0, r0, #0x10
        mcr      p15, #0x00, r0,          c9, c12, #0x00
        bx      lr

.endasmfunc

```