

# Xilinx Zynq FPGA, TI DSP, MCU 기반의 프로그래밍 및 회로 설계 전문가 과정


강사 – Innova Lee(이상훈)

[gcccompil3r@gmail.com](mailto:gcccompil3r@gmail.com)

학생 – hoseong Lee(이호성)


[hslee00001@naver.com](mailto:hslee00001@naver.com)

## 1. FPGA, led 실습




- shift


1




2




3



4





Component Name

Board

**GPIO**

☐ All Inputs

☐ All Outputs

GPIO Width  [1 - 32]

Default Output Value  [0x00000000, 0xFFFFFFFF]

Default Tri State Value  [0x00000000, 0xFFFFFFFF]

Set the GPIO port width

So x Design Signa Board ? \_ □ ▢

Design Sources (1)

- design\_1\_wrapper (design\_1\_w)

Constraints (1)

- constrs\_1 (1)
  - gpi.xdc

Simulation Sources (1)


Hierarchy IP Sources Libra < > ▢

Diagram x Address Editor x gpi.xdc x ?

```


1 set_property -dict {PACKAGE_NAME T20 I STANDARD LVCMOS33} [get_ports {gpio_rtl_tri_io[0]}};
2 set_property -dict {PACKAGE_NAME U20 I STANDARD LVCMOS33} [get_ports {gpio_rtl_tri_io[1]}};
3 set_property -dict {PACKAGE_NAME V15 I STANDARD LVCMOS33} [get_ports {gpio_rtl_tri_io[2]}};
4 set_property -dict {PACKAGE_NAME W15 I STANDARD LVCMOS33} [get_ports {gpio_rtl_tri_io[3]}};
  
```

Generate Bitstream



→

## gpio 16 개의 포트



Pmod JA (XADC)	Pmod JB (고속)	Pmod JC (고속)	Pmod JD (고속)	Pmod JE (고속)	Pmod JF (MIO)
JA1 : N15	JB1 : T20	JC1 : V15	JD1 : T14	JE1 : V12	JF1 : MIO-13
JA2 : L14	JB2 : U20	JC2 : W15	JD2 : T15	JE2 : W16	JF2 : MIO-10
JA3 : K16	JB3 : V20	JC3 : T11	JD3 : P14	JE3 : J15	JF3 : MIO-11
JA4 : K14	JB4 : W20	JC4 : T10	JD4 : R14	JE4 : H15	JF4 : MIO-12
JA7 : N16	JB7 : Y18	JC7 : W14	JD7 : U14	JE7 : V13	JF7 : MIO-0
JA8 : L15	JB8 : Y19	JC8 : Y14	JD8 : U15	JE8 : U17	JF8 : MIO-9
JA9 : J16	JB9 : W18	JC9 : T12	JD9 : V17	JE9 : T17	JF9 : MIO-14
JA10 : J14	JB10 : W19	JC10 : U12	JD10 : V18	JE10 : Y17	JF10 : MIO-15

이후 File → Export → Export Hardware , File → Launch SDK → sdk 컴파일 및 디버그



-code

```
#include <stdio.h>
#include <xgpio.h>
#include "xparameters.h"
#include "sleep.h"

int main(void)
{
    int i=2;
    XGpio out;

    XGpio_Initialize(&out, XPAR_AXI_GPIO_0_DEVICE_ID);
    XGpio_SetDataDirection(&out,1,0x0);
    while(1)
    {
        Xil_Out32(0x41200000, i);
        i= i<<1;
        if(i==16)
            i=1;
        sleep(1);
    }
    return 0;
}
```


- fpga – and gate

```

Package x Device x ander.vhd x
Q [Icons]

13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19 -----
20
21
22 library IEEE; -- fpga 는 트랜지스터를 논리적으로 프로그래밍 한 것
23 use IEEE.STD_LOGIC_1164.ALL;
24
25 entity ander is
26     port(a,b : in std_logic_vector(1 downto 0);
27          result : out std_logic_vector(1 downto 0));
28 end ander;
29
30 architecture Behavioral of ander is
31 begin
32     result <= a and b;
33 end Behavioral;
34

```



Name	Direction	Neg Diff Pair	Package Pin	Fixed	Bank	I/O Std	Vcco	Vref	Drive Strength	Slew Type	Pull Type	Off-Chip
▼ a (2)	IN			<input checked="" type="checkbox"/>	(Multiple)	LVCNMOS33* ▼	3.300				NONE ▼	NONE
a[1]	IN		W13 ▼	<input checked="" type="checkbox"/>	34	LVCNMOS33* ▼	3.300				NONE ▼	NONE
a[0]	IN		G15 ▼	<input checked="" type="checkbox"/>	35	LVCNMOS33* ▼	3.300				NONE ▼	NONE
▼ b (2)	IN			<input checked="" type="checkbox"/>	34	LVCNMOS33* ▼	3.300				NONE ▼	NONE
b[1]	IN		T16 ▼	<input checked="" type="checkbox"/>	34	LVCNMOS33* ▼	3.300				NONE ▼	NONE
b[0]	IN		P15 ▼	<input checked="" type="checkbox"/>	34	LVCNMOS33* ▼	3.300				NONE ▼	NONE
▼ result (2)	OUT			<input checked="" type="checkbox"/>	35	LVCNMOS33* ▼	3.300		12 ▼	SLOW ▼	NONE ▼	FP_VTT_
result[1]	OUT		M15 ▼	<input checked="" type="checkbox"/>	35	LVCNMOS33* ▼	3.300		12 ▼	SLOW ▼	NONE ▼	FP_VTT_
result[0]	OUT		M14 ▼	<input checked="" type="checkbox"/>	35	LVCNMOS33* ▼	3.300		12 ▼	SLOW ▼	NONE ▼	FP_VTT_