

# Xilinx FPGA, TI DSP·MCU

## 기반의 회로 설계 및 임베디드 전문가 과정

최준호  
계획/성과  
6주차

# 목차


- 내 역할
- 전체 일정
- FPGA 일정
  - FPGA 다음 주 목표
- 지난 주 성과

# 내 역할

- ~~DSP Linux Device Driver 개발 및 각 장치 구현~~
- FPGA Linux Porting 및 Linux Device Driver 개발 및 장치 개발 및 PL 구현

## Design Description

The design consists of some inputs that are logically operated on before the results are output on the LEDs as shown in **Figure 1**. Other inputs are directly connected to the corresponding output LEDs.



**Figure 1. The Completed Design**


# 압

/home/peluza/Documents/Xilinx University Program Workshops/01 FPGA Design Flow using Vivado/2016\_2\_zynq\_sources/lab1/lab1.v

```
1 `timescale 1ns / 1ps
2 //////////////////////////////////////////////////
3 // Module Name: lab1
4 //////////////////////////////////////////////////
5
6
7 module lab1(
8     input [7:0] swt,
9     output [7:0] led
10 );
11
12     assign led[0] = ~swt[0];
13     assign led[1] = swt[1] & ~swt[2];
14     assign led[3] = swt[2] & swt[3];
15     assign led[2] = led[1] | led[3];
16
17     assign led[7:4] = swt[7:4];
18
19 endmodule
20
```

/home/peluza/Documents/Xilinx University Program Workshops/01 FPGA Design Flow L

```
1 # ZYBO Pin Assignments
2 #####
3 # On-board Slide Switches #
4 #####
5 set_property -dict { PACKAGE_PIN G15 IOSTANDARD LVCMOS33 } {get_ports { swt[0] }};
6 set_property -dict { PACKAGE_PIN P15 IOSTANDARD LVCMOS33 } {get_ports { swt[1] }};
7 set_property -dict { PACKAGE_PIN W13 IOSTANDARD LVCMOS33 } {get_ports { swt[2] }};
8 set_property -dict { PACKAGE_PIN T16 IOSTANDARD LVCMOS33 } {get_ports { swt[3] }};
9
10 #####
11 # On-board PMOD JB #
12 #####
13 set_property -dict { PACKAGE_PIN T20 IOSTANDARD LVCMOS33 } {get_ports { swt[4] }};
14 set_property -dict { PACKAGE_PIN U20 IOSTANDARD LVCMOS33 } {get_ports { swt[5] }};
15 set_property -dict { PACKAGE_PIN V20 IOSTANDARD LVCMOS33 } {get_ports { swt[6] }};
16 set_property -dict { PACKAGE_PIN W20 IOSTANDARD LVCMOS33 } {get_ports { swt[7] }};
17
18 #####
19 # On-board led #
20 #####
21 set_property -dict { PACKAGE_PIN M14 IOSTANDARD LVCMOS33 } {get_ports { led[0] }};
22 set_property -dict { PACKAGE_PIN M15 IOSTANDARD LVCMOS33 } {get_ports { led[1] }};
23 set_property -dict { PACKAGE_PIN G14 IOSTANDARD LVCMOS33 } {get_ports { led[2] }};
24 set_property -dict { PACKAGE_PIN D18 IOSTANDARD LVCMOS33 } {get_ports { led[3] }};
25
26 #####
27 # On-board PMOD JC #
28 #####
29 set_property -dict { PACKAGE_PIN V15 IOSTANDARD LVCMOS33 } {get_ports { led[4] }};
30 set_property -dict { PACKAGE_PIN W15 IOSTANDARD LVCMOS33 } {get_ports { led[5] }};
31 set_property -dict { PACKAGE_PIN T11 IOSTANDARD LVCMOS33 } {get_ports { led[6] }};
32 set_property -dict { PACKAGE_PIN T10 IOSTANDARD LVCMOS33 } {get_ports { led[7] }};
```



## RTL Analysis



Elaboration Settings



Elaborated Design



Report Methodology




Report DRC



Report Noise



Schematic



# 압

/home/peluza/Documents/Gitlinx University Program Workshops/01 FPGA Design Flow using Vivado/2016\_2\_synq\_sources/lab1/lab1\_tb.v

```
1 timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Module Name: lab1_tb
4 ///////////////////////////////////////////////////////////////////
5 module lab1_tb(
6
7 );
8
9 reg [7:0] switches;
10 wire [7:0] leds;
11 reg [7:0] e_led;
12
13 integer i;
14
15 lab1 dut(.led(leds),.swt(switches));
16
17 function [7:0] expected_led;
18     input [7:0] swt;
19     begin
20         expected_led[0] = ~swt[0];
21         expected_led[1] = swt[1] & ~swt[2];
22         expected_led[3] = swt[2] & swt[3];
23         expected_led[2] = expected_led[1] | expected_led[3];
24         expected_led[7:4] = swt[7:4];
25     end
26 endfunction
27
28 initial
29     begin
30         for (i=0; i < 255; i=i+2)
31             begin
32                 #50 switches=i;
33                 #10 e_led = expected_led(switches);
34                 if (leds == e_led)
35                     $display("LED output matched at", $time);
36                 else
37                     $display("LED output mis-matched at ", $time, ": expected: %b, actual: %b", e_led, leds);
38             end
39         end
40     endmodule
41
42
```

# 압

Behavioral Simulation - Functional - sm\_1 - lab1\_tb

Scopes

Name	Design Unit	Block Type
lab1_tb	lab1_tb	Verilog Module
dut	lab1	Verilog Module
gbl	gbl	Verilog Module

Objects

Name	Value	Data Type
switches[7:0]	04	Array
leds[7:0]	01	Array
e_led[7:0]	01	Array
[31:0]	6	Array

lab1\_ZedBoard.xdc

Name	Value	199,996 ps	199,997 ps	199,998 ps	199,999 ps	200,000 ps
switches[7:0]	04	04				
leds[7:0]	01	01				
e_led[7:0]	01	01				
[31:0]	00000006	00000006				

Untitled 2

Tcl Console

```
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/xup/fpga_flow/2016_2_ZYNQ_labs/lab1/lab1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
with args "lab1_tb_behav -key {Behavioral:sim_1:Functional:lab1_tb} -tclbatch {lab1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source lab1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0 } {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#     send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type
#   }
# }
# run 200ns
LED output matched at 60
LED output matched at 120
LED output matched at 180
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lab1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 200ns
```

Project Summary

Project Settings

Project name: lab1

Project location: C:/xup/fpga\_flow/2016\_2\_ZYNQ\_labs/lab1

Product family: Zynq-7000

Project part: xc7z020dgg484-1

Top module name: lab1

Target language: Verilog

Simulator language: Verilog

Device, Project name, Top module name

Synthesis

Status: Complete

Messages: 1 warning

Part: xc7z020dgg484-1

Strategy: Vivado Synthesis Defaults

Implementation

Status: Not started

Messages: No errors or warnings

Part: xc7z020dgg484-1

Strategy: Vivado Implementation Defaults

Incremental compile: None

DRC Violations

Run Implementation to see DRC results

Timing

Run Implementation to see timing results

Utilization - Post-Synthesis

LUT 1%

IO 8%

Utilization in Graph mode

Estimated Utilization (%)


Graph Table Select between Graph and Table display

Post-Synthesis Post-Implementation

Run Implementation to see power results



# 압



Target language: Verilog	
Simulator language: Verilog	
<b>Board Part</b>	
Display name: Zynq	
Board part name: digilent.com:zynq-part0:1.0	
Repository path: rpi7010/clg400-1	
URL: <a href="http://www.digilent.com">http://www.digilent.com</a>	
Board overview: Zynq	
<b>Synthesize</b>	<b>Implementation</b>
Status: Complete	Status: Complete
Messages: No errors or warnings	Messages: 2 warnings
Part: xc7z010clg400-1	Part: xc7z010clg400-1
Strategy: <a href="#">Yosys Synthesis Defaults</a>	Strategy: <a href="#">Yosys Implementation Defaults</a>
Incremental compile: None	Incremental compile: None
Summary: Route Status	Summary: Route Status
<b>DRC Violations</b>	<b>Timing</b>
Summary: 1 warning	Summary: 1 warning
<a href="#">Implemented DRC Report</a>	<a href="#">Implemented DRC Report</a>
<b>Utilization - Post Implementation</b>	<b>Power</b>
LUT: 1%	Dynamic: 6.117 W (94%)
0 25 50 75 100	Static: 0.066 W (1%)
Utilization (%)	Logic: 0.005 W (<1%)
Graph Table	I/O: 6.044 W (98%)
Post-Synthesis Post-Implementation	Static: 0.362 W (6%)
	PL Static: 0.362 W (1.00%)
	Summary: On-Chip

# 압


Reports				
	Name	Modified	Size	GUI Report
⊖	Synthesis			
⊖	synth_1			
	Vivado Synthesis Report	5/30/17 6:01 PM	17.0 KB	
	Utilization Report	5/30/17 6:01 PM	6.5 KB	
⊖	Implementation			
	Design Initialization (init_design)			
	Timing Summary Report			
⊖	Opt Design (opt_design)			
	Post opt_design DRC ...	5/31/17 2:14 AM	1.4 KB	
	Post opt_design Meth...			
	Timing Summary Report			
⊖	Power Opt Design (power_opt_design)			
	Timing Summary Report			
⊖	Place Design (place_design)			
	Vivado Implementatio...	5/31/17 2:15 AM	18.6 KB	
	Pre-Placement Increm...			
	IO Report	5/31/17 2:15 AM	97.6 KB	
	Utilization Report	5/31/17 2:15 AM	7.6 KB	
	Control Sets Report	5/31/17 2:15 AM	2.5 KB	
	Incremental Reuse Re...			
	Timing Summary Report			
⊖	Post-Place Power Opt Design (post_place_power_opt_design)			
	Timing Summary Report			
⊖	Post-Place Phys Opt Design (phys_opt_design)			
	Timing Summary Report			
⊖	Route Design (route_design)			
	Vivado Implementatio...	5/31/17 2:15 AM	18.6 KB	
	WebTalk Report			
	DRC Report	5/31/17 2:15 AM	1.4 KB	
	Methodology DRC Rep...	5/31/17 2:15 AM	1.2 KB	
	Power Report	5/31/17 2:15 AM	7.4 KB	
	Route Status Report	5/31/17 2:15 AM	0.6 KB	
	Timing Summary Report	5/31/17 2:15 AM	6.9 KB	Open
	Incremental Reuse Re...			
	Clock Utilization Report	5/31/17 2:15 AM	5.9 KB	
⊖	Post-Route Phys Opt Design (post_route_phys_opt_design)			
	Post-Route Physical O...			
⊖	Write Bitstream (write_bitstream)			
	Vivado Implementatio...			
	WebTalk Report			

Project Summary x Utilization Report - synth\_1 x Clock Utilization Report - impl\_1 x

Read-onl

1 Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.  
2  
3 Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017  
4 Date : Wed May 31 02:15:10 2017  
5 Host : peluza-B85H3-M7 running 64-bit Ubuntu 16.04.2 LTS  
6 Command : report\_clock\_utilization -file lab1\_clock\_utilization\_routed.rpt  
7 Design : lab1  
8 Device : 7z010-clg400  
9 Speed File : -1 PRODUCTION 1.11 2014-09-11  
10  
11  
12 Clock Utilization Report  
13  
14 Table of Contents  
15 -----  
161. Clock Primitive Utilization  
172. Global Clock Resources  
183. Global Clock Source Details  
194. Clock Regions: Key Resource Utilization  
205. Clock Regions : Global Clock Summary  
21  
221. Clock Primitive Utilization  
23 -----  
24  
25+-----+-----+-----+-----+-----+-----+  
26 | Type | Used | Available | LOC | Clock Region | Pblock |  
27+-----+-----+-----+-----+-----+-----+  
28 | BUFCTRL | 0 | 32 | 0 | 0 | 0 |  
29 | BUFH | 0 | 48 | 0 | 0 | 0 |  
30 | BUFIO | 0 | 8 | 0 | 0 | 0 |  
31 | BUFMR | 0 | 4 | 0 | 0 | 0 |  
32 | BUFR | 0 | 8 | 0 | 0 | 0 |  
33 | MMCM | 0 | 2 | 0 | 0 | 0 |  
34 | PLL | 0 | 2 | 0 | 0 | 0 |  
35+-----+-----+-----+-----+-----+-----+  
36  
37  
382. Global Clock Resources  
39 -----  
40  
41+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+  
42 | Global Id | Source Id | Driver Type/Pin | Constraint | Site | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period |  
43+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+-----+  
44 \* Clock Loads column represents the clock pin loads (pin count)  
45 \*\* Non-Clock Loads column represents the non-clock pin loads (pin count)

PC



감사합니다