zybo 디바이스드라이버 제작

임세진 sjj1507@gmail.com


목차

- 1. FPGA
- 2. FPGA PS와PL
- 3. PL을 이용한 LED점등
- 4. SDK 펌웨어 코딩
- 5. 리눅스 디바이스 드라이버


FPGA

- FPGA(field programmable gate array)는 설계 가능 논리 소자와 프로그래밍가 능 내부선이 포함된 반도체 소자
- 2. zynq는 ARM-v7 와
- 3. PS와 PL로 구분
 - a. PS(Processing System)은 Cortex-A9의 SOC를 사용
 - b. PL(Programmable Logic)은 프로그램이 가능한 논리 제어기
- 4. vivado downloads
 - a. http://www.xilinx.com/ -> support -> downloads & licensing -> vivado
- 5. peta linux
 - a. 4-a에서 Embedded Development에서 2015.4 메뉴

2. FPGA PS와 PL





2. FPGA PS와 PL






1) Quick Start -> Create New Project










zybo 보드타입

- xc7z010clg400-1 zedboard 보드타입
 - xc7z020clg400-1




-) Create Block Design
- 2) popup window
- 3) Design name
- 4) OK! click









2. FPGA PS와 PL




Designer Assistance available, Run Connection Automation



- 1) gpio IP를 추가후
- 2) run connection automation




- 1) All Outputs 체크
- 2) GPIO Width 4비트 설 정
- 3) Default Output Value a) 0x0000000F




- 1) Validate Design 클릭
- 2) Design Sources아래
- 3) system우클릭
- 4) Generate Output Products 클릭 a) Generate 클릭
- 5) 2번 다시
- 6) Create HDL Wrapper
- 7) Run Synthesis
- 8) Run Implementation
- 9) Open Implementation



- 1) I/O planning 설정
- 2) GPIO 의 PIN을 설정
- 3) gpio1~4번까지 핀설정
- 4) zybo LED 핀번호
 - a) D18, G14, M15, M14
- 5) Generate Bitstream 클
- 6) File->Export->Export Hardware
- 7) Include Bitstream 체크
- 8) OK 클릭
- 9) Launch SDK 클릭








23 Registers for axi_gpio_0 GPIO레지스터 Description Address/Offset Size (Bytes/Bits) Name Access read-write → GPIO_DATA Channel-1 AXI GPIO Data regist... 0x41200000 → GPIO TRI Channel-1 AXI GPIO 3-State Co... 0x41200004 read-write read-write 4 read-write 4 Global Interrupt Enable register 0x4120011c 4 read-write D IP ISR IP Interrupt Status register 0x41200120 4 read-write IP Interrupt Enable register 0x41200128 read-write D IP IER 4 axi_qpio OK


```
#include <stdio.h>
#include "xparameters.h"
#include "xgpio.h"

volatile unsigned int *BaseAddr = (unsigned int *)0x412000000;


int main()
{
    *BaseAddr = 0x00;
    return 0;
}
```



-) xilinx c/c++ application (GDB) 우클릭
- 2) NEW
- 3) 왼쪽 환면처럼 설정



- 1) xilinx c/c++ application (GDB) 우클릭
- 2) NEW
- 3) 왼쪽 환면처럼 설정



- 1) vivado 프로젝트 -> sdk폴더
- 2) hdf를 리눅스에 전송
- 3) petalinux설치후 해당폴더에 setting.sh를 source를 이용 실행
- 4) 리눅스커널 컴파일할 임의의디렉토리 생성(해당 디렉토리에서 작업 진행)

```
root@ubuntu-A0756:/home/porting01# ls

software software01

root@ubuntu-A0756:/home/porting01# petalinux-create -t project -n software02 --template zynq

INFO: Create project: software02

INFO: New project successfully created in /home/porting01/software02

root@ubuntu-A0756:/home/porting01# ls

software software01 software02

root@ubuntu-A0756:/home/porting01# []
```

petalinux-create -t project -n software02 ---template zynq

```
root@ubuntu-A0756:/home/porting01/software02# cp /mnt/Window_Sh/system_wrapper.hdf ./
root@ubuntu-A0756:/home/porting01/software02# ls
config.project hw-description subsystems system_wrapper.hdf
root@ubuntu-A0756:/home/porting01/software02# []
```

hdf 파일을 리눅스로 복사함

```
root@ubuntu-A0756:/home/porting01/software02# petalinux-config --get-hw-description -p ./
INFO: Checking component...
INFO: Getting hardware description...
cp: omitting directory '/home/porting01/software02/build'
cp: omitting directory '/home/porting01/software02/hw-description'
cp: omitting directory '/home/porting01/software02/subsystems'
INFO: Rename system_wrapper.hdf to system.hdf

***** hsi v2015.4 (64-bit)
    **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/porting01/software02/build/linux/hw-description/hw-description.tcl -notrace
```

petalinux-config --get-hw-description -p ./

프로젝트 최상위 디렉토리에서 subsystems->linux->configs->device_tree->system-top.dts 오픈

```
/dts-v1/;
/include/ "system-conf.dtsi"
};
&clkc {
    ps-clk-frequency = <50000000>;
};
&flash0 {
   compatible = "s25fl128s1";
&usb0 {
    dr mode = "otg";
&gem0 {
    phy-handle = <&phy0>;
    mdio {
        #address-cells = <1>;
        #size-cells = <0>;
       phy0: phy@1 {
           compatible = "realtek, RTL8211E";
           device type = "ethernet-phy";
           reg = <1>;
       } ;
```

프로젝트 최상위 디렉토리에서 subsystems->linux->configs->u-boot->platform-top.h

```
/* Define ZYBO PS Clock Frequency to 50MHz */
#define CONFIG_ZYNQ_PS_CLK_FREQ 50000000UL

#include <configs/platform-auto.h>
```

작업 디렉토리에서 petalinux-create -t modules -n 모듈이름 --enable

```
root@ubuntu-A0756:/home/porting01/software02# petalinux-create -t modules -n LED_out --enable INFO: Create modules: LED_out INFO: New modules successfully created in /home/porting01/software02/components/modules/LED_out INFO: Enabling created component... INFO: It has been enabled to linux/rootfs root@ubuntu-A0756:/home/porting01/software02#
```

작업 디렉토리에서 petalinux-create -t apps -n 앱이름 --enable

```
root@ubuntu-A0756:/home/porting01/software02# petalinux-create -t apps -n LED_test --enable INFO: Create apps: LED_test
INFO: New apps successfully created in /home/porting01/software02/components/apps/LED_test
INFO: Enabling created component...
INFO: It has been enabled to linux/rootfs
root@ubuntu-A0756:/home/porting01/software02#
```

작업 디렉토리에서 components->modules->모듈이름

```
root@ubuntu-A0756:/home/porting01/software02/components/modules/LED_out# ls
LED_out.c Makefile README
root@ubuntu-A0756:/home/porting01/software02/components/modules/LED_out# [
```

modules, app을 작성후 petalinux-config -c rootfs 에서 추가한 파일들을 컴파일 가능하게 등록 한다.

petalinux-build로 커널을 빌드한다.

빌드후 images->linux 디렉토리에서 petalinux-package --boot --fsbl zynq_fsbl.elf --fpga ./system_wrapper.bit --u-boot

```
root@ubuntu-A0756:/home/porting01/software02/images/linux# ls
image.elf
           rootfs.cpio.gz system wrapper.bit u-boot-s.bin u-boot-s.srec
                                                                               zImage
image.ub system.dtb
                             u-boot.bin
                                         u-boot-s.elf urootfs.cpio.gz zyng fsbl.elf
rootfs.cpio System.map.linux u-boot.elf
                                        u-boot.srec
                                                              vmlinux
root@ubuntu-A0756:/home/porting01/software02/images/linux# petalinux-package --boot --fsbl zyng
fsbl.elf -- fpga ./system wrapper.bit --u-boot
INFO: File in BOOT BIN: "/home/porting01/software02/images/linux/zynq fsbl.elf"
INFO: File in BOOT BIN: "/home/porting01/software02/images/linux/system wrapper.bit"
INFO: File in BOOT BIN: "/home/porting01/software02/images/linux/u-boot.elf"
INFO: Generating zyng binary package BOOT.BIN...
INFO: Binary is ready.
root@ubuntu-A0756:/home/porting01/software02/images/linux# 🛚
```

생성된 BOOT.BIN을 SD카드에 복사 커널부팅

```
root@software03:~# mknod /dev/LED c 150 0
root@software03:~# insmod /lib/modules/4.0.0-xilinx/extra/LED_out.ko
LED module
root@software03:~# []
```

디바이스 노드 등록 mknod /dev/LED c 150 0 insmod /lib/modules/4.0.0-xilinx/extra/LED_out.ko

```
login[880]: root login on 'ttyPS0'
root@software03:~# mknod /dev/LED c 150 0
root@software03:~# insmod /lib/modules/4.0.0-xilinx/extra/LED_out.ko
LED module
LED_out 41200000.gpio: Device Tree Probing
LED Address0xe09a0000
LED_out 41200000.gpio: no IRQ found
LED_out 41200000.gpio: LED_out at 0x41200000 mapped to 0xe09a0000
```