Xilinx FPGA, TI DSP·MCU 기반의 회로 설계 및 임베디드 전문가 과정

최준호 계획/성과 6주차

목차

- 내역할
- 전체 일정
- FPGA 일정
 - FPGA 다음 주 목표
- 지난 주 성과

내 역할

- DSP Linux Device Driver 개발 및 각 장치 구현
- FPGA Linux Porting 및 Linux Device Driver 개발 및 장치 개발 및 PL 구현



Design Description

The design consists of some inputs that are logically operated on before the results are output on the LEDs as shown in **Figure 1**. Other inputs are directly connected to the corresponding output LEDs.




Figure 1. The Completed Design




/home/peluza/Documents/Xilinx University Program Workshops/01 FPGA Design Flow using Vivado/2016 2 zyng sources/lab1/lab1.v

```
`timescale lns / lps
 O—Constraints (1)
   // Module Name: lab1


⊕ constrs 1 (1)

                                                         /home/peluza/Documents/Xilinx University Program Workshops/01 FPGA Design Flow u
                                                                                                                                                          Zvbo.xdc
                                                                                                                                  labl Zybo.xdc
 6
                                                         1 # ZYBO Pin Assignments
   module lab1(
                                                          8
       input [7:0] swt,
                                                          3# On-board Slide Switches #
 9
        output [7:0] led
                                                          4 *********************
10
       ):
                                                          5 set property -dict { PACKAGE PIN G15
                                                                                           IOSTANDARD LVCMOS33 } [get ports { swt[0] }];
                                                                                           IOSTANDARD LVCMOS33 } [get ports { swt[1] }];
11
                                                          6 set property -dict { PACKAGE PIN P15
12
       assign led[0] = ~swt[0]:
                                                          7 set property -dict { PACKAGE PIN W13
                                                                                           IOSTANDARD LVCMOS33 } [get ports { swt[2] }]:
13
                                                         assign led[1] = swt[1] & ~swt[2]:
14
       assign led[3] = swt[2] & swt[3];
                                                         10 *********************
15
       assign led[2] = led[1] | led[3];
                                                         11 # On-board PMOD JB
16
                                                         17
       assign led[7:4] = swt[7:4];
                                                         13 set property - dict { PACKAGE PIN T20
                                                                                           IOSTANDARD LVCMOS33 } [get ports { swt[4] }];
18
                                                                                           IOSTANDARD LVCMOS33 } [get ports { swt[5] }];
                                                         14 set property -dict { PACKAGE PIN U20
19
   endmodule
                                                                                           IOSTANDARD LVCMOS33 } [get ports { swt[6] }];
                                                         15 set property -dict { PACKAGE PIN V20
                                                         16 set property - dict { PACKAGE PIN W20
                                                                                           IOSTANDARD LVCMOS33 } [get ports { swt[7] }];
                                                         19# On-board led
                                                         20 #############################
                                                         21 set property -dict { PACKAGE PIN M14
                                                                                           IOSTANDARD LVCMOS33 } [get ports { led[0] }];
                                                         22 set property -dict { PACKAGE PIN M15
                                                                                           IOSTANDARD LVCMOS33 } [get ports { led[1] }];
                                                         23 set property -dict { PACKAGE PIN G14
                                                                                           IOSTANDARD LVCMOS33 } [get ports { led[2] }];
                                                         24 set property -dict { PACKAGE PIN D18
                                                                                           IOSTANDARD LVCMOS33 } [get ports { led[3] }];
                                                         27 # On-board PMOD JC
                                                         IOSTANDARD LVCMOS33 } [get ports { led[4] }];
                                                         29 set property -dict { PACKAGE PIN V15
                                                                                           IOSTANDARD LVCMOS33 } [get ports { led[5] }];
                                                         30 set property -dict { PACKAGE PIN W15
                                                         31 set property -dict { PACKAGE PIN T11
                                                                                           IOSTANDARD LVCMOS33 } [get ports { led[6] }];
                                                                                           IOSTANDARD LVCMOS33 } [get ports { led[7] }];
                                                         32 set property -dict { PACKAGE PIN T10
```

얍




- 🚳 Elaboration Settings
- Elaborated Design
 - Report Methodology
 - Report DRC
 - Report Noise
 - Schematic







```
/home/peluza/Documents/Xilinx University Program Workshops/01 FPGA Design Flow using Vivado/2016_2_zynq_sources/lab1/lab1_tb.v
                      1 'timescale lns / lps
                    | module lab_tb( | b) | module lab_tb( | c) 
                                                  reg [7:0] switches;
wire [7:0] leds;
                                                  reg [7:0] e_led;
                                                    lab1 dut(.led(leds),.swt(switches));
                                                    function [7:0] expected_led;
  input [7:0] swt;
                                                                 expected led[0] = ~swt[0];
                                                                expected_led[1] = swt[1] & ~swt[2];
                                                            expected_led[3] = swt[2] & swt[3];
expected_led[2] = expected_led[1] | expected_led[3];
expected_led[7:4] = swt[7:4];
                                                                 for (i=0; i < 255; i=i+2)
                                                                                  #50 switches=i;
                                                                                  #10 e led = expected led(switches);
                                                                                  if(leds == e led)
                                                                                                $display("LED output matched at", $time);
                                                                                 else
                                                                                                 $display("LED output mis-matched at ",$time,": expected: %b, actual: %b", e_led, leds);
                                    4
```







얍








Rep	ports									
a	Name	Modified	Size	GUI Report						
Z	φ-synth_1									
	─ ☐ Vivado Synthesis Report	5/30/17 6:01 PM	17.0 KB							
	☐ Utilization Report	5/30/17 6:01 PM	6.5 KB							
	∳-Implementation									
	φ-Design Initialization (init_design)									
	☐ Timing Summary Report									
	Opt Design (opt_design)									
	Post opt_design DRC	5/31/17 2:14 AM	1.4 KB							
	- Post opt_design Meth									
	☐ Timing Summary Report									
	Power Opt Design (power_opt_design)									
	└ Timing Summary Report									
	Place Design (place_design)									
	—		18.6 KB							
	- ■ Pre-Placement Increm									
	- 🖹 IO Report	5/31/17 2:15 AM	97.6 KB							
	- Utilization Report	5/31/17 2:15 AM	7.6 KB							
	— ☐ Control Sets Report	5/31/17 2:15 AM	2.5 KB							
	- Incremental Reuse Re									
	☐ Timing Summary Report									
	Post-Place Power Opt Design	(post_place_power_	opt_design)							
	☐ Timing Summary Report									
	Post-Place Phys Opt Design (phys_opt_design)								
	☐ Timing Summary Report									
	P-Route Design (route_design)									
	- □ Vivado Implementatio	5/31/17 2:15 AM	18.6 KB							
	- ■ WebTalk Report									
	- B DRC Report	5/31/17 2:15 AM	1.4 KB							
	- ■ Methodology DRC Rep		1.2 KB							
	- Power Report	5/31/17 2:15 AM	7.4 KB							
	- Route Status Report		0.6 KB							
	- Timing Summary Report		6.9 KB	Open						
	- ■ Incremental Reuse Re									
	☐ Clock Utilization Report		5.9 KB							
	Post-Route Phys Opt Design (post_route_phys_op	t_design)							
	L Post-Route Physical 0									
	Write Bitstream (write_bitstre	am)								
	─ Vivado Implementatio									
	L ■ WebTalk Report									
			_							
	🗏 Tcl Console 🔎 Messages 🔍	Log 🗎 Reports	Design Run	S						

Project Summar	y x 🗎 U	tilization Rep	ort - s	ynth_1 × 🗎 Cl	ck Utiliza	on Report - impl_1 ×					
/home/peluza/Vi	vado/Xilim	(Lab/Lab1-1/	Labl-l	.runs/impl_1/lab1	_clock_utili	tion_routed.rpt					Read-
				Rights Reserved							
4 Date		May 31 02:			40 Mon Jar	23 19:11:19 MST 2017					
5 Host				ing 64-bit Ubur	tu 16 04 1	TS					
6 Command						ization routed.rpt					
7 Design	: lab										
8 Device		10-clg400									
9 Speed File											
.0											
.1 .2 Clock Utiliz	ation Po	nort									
3	acton Ne	PU. L									
4 Table of Cor											
5											
61. Clock Pri											
 Global Cl Global Cl Global Cl 											
94. Clock Rec			Utiliz	ration							
05. Clock Red											
21											
221. Clock Pri											
24											
				Clock Region							
28 BUFGCTRL		32	0		0						
29 BUFH	0	48			0						
0 BUFIO	0		0		0						
1 BUFMR 2 BUFR	0		0		0 1						
33 MMCM	0 1	2			0 1						
4 PLL	9	2			0						
35+											
36											
37	and De										
38 2. Global Cl 39											
40											
41 +											
42 Global Id	Source	Id Drive	r Type	/Pin Constrai	nt Site	Clock Region Root Clock	Delay Group	Load Clock Region	Clock Loads	Non-Clock Loads	Clock Peri
							+		+	+	
				lock pin loads							
45 ** Non-Clock	Loads c	olumn repre	sents	the non-clock p	in Loads	in count)					
141											





감사합니다