



Xilinx Zynq FPGA, TI DSP, MCU 프로그래밍 및 회로 설계 전문가 과정

강사 – Innova Lee(이상훈)
gcccompil3r@gmail.com

How to make VHDL Project on Vivado ?







The image shows a 'New Project' dialog box with a blue title bar. It contains a 'Project Name' section with a text box for the project name (containing 'test') and a text box for the project location (containing 'D:/Xilinx_VHDL_proj'). There is a checkbox for 'Create project subdirectory' which is checked. Below this, it says 'Project will be created at: D:/Xilinx_VHDL_proj/test'. At the bottom, there are four buttons: '< Back', 'Next >', 'Finish', and 'Cancel'.

New Project

Enter a name for your project and specify a directory where the project data files will be stored.


Project name: test

Project location: D:/Xilinx_VHDL_proj

☒ Create project subdirectory

Project will be created at: D:/Xilinx_VHDL_proj/test


< Back Next > Finish Cancel



New Project

Project Type

Specify the type of project to create.



☒ **RTL Project**
You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.
☐ Do not specify sources at this time


☐ **Post-synthesis Project:** You will be able to add sources, view device resources, run design analysis, planning and implementation.
☐ Do not specify sources at this time


☐ **I/O Planning Project**
Do not specify design sources, You will be able to view part/package resources.


☐ **Imported Project**
Create a Vivado project from a Synplify, XST or ISE Project File.


☐ **Example Project**
Create a new Vivado project from a predefined template.

< Back Next > Finish Cancel











New Project



Default Part



Choose a default Xilinx part or board for your project. This can be changed later.

Select:

Parts

Boards

Filter

Product category:

All

Family:

All

Sub-Family:

All

Package:

All

Speed grade:

All

Temp grade:

All


Si Revision:

All


Reset All Filters

Search:

xc7z010clg400-1




(1 match)

Part	I/O Pin Count	Available IOBs	LUT Elements	FlipFlops	Block RAMs	DSPs	Gb Transceivers
 xc7z010clg400-1	400	100	17600	35200	60	80	0

<

>





< Back

Next >

Finish

Cancel





test - [D:/Xilinx_VHDL_proj/test/test.xpr] - Vivado 2015.2

File Edit Flow Tools Window Layout View Help

Search commands

Ready

Flow Navigator

Project Manager

- Project Settings
- Add Sources
- Language Templates
- IP Catalog

IP Integrator

- Create Block Design
- Open Block Design
- Generate Block Design

Simulation

- Simulation Settings
- Run Simulation

RTL Analysis

- Elaboration Settings
- Open Elaborated Design

Synthesis

- Synthesis Settings
- Run Synthesis
- Open Synthesized Design

Implementation

- Implementation Settings
- Run Implementation
- Open Implemented Design

Project Manager - test

Sources

- Design Sources
- Constraints
- Simulation Sources
- sim_1

Hierarchy Libraries Compile Order

Sources Templates

Properties

Select an object to see properties

Project Summary

clg400-1

hed

Implementation

Status: Not started

Messages: No errors or warnings

Part: xc7z010clg400-1

Strategy: [Vivado Implementation](#)

Incremental compile: [None](#)

Timing

[Run Implementation](#) to see timing results

Power

Design Runs

Name	Constraints	Status	Progress	WNS	TNS	WHS	THS
synth_1	constrs_1	Not started	0%				
impl_1	constrs_1	Not started	0%				

Tcl Console Messages Log Reports Design Runs