

chip101_BCD_OFF_CHIP
*
U01_BCD1
CLKH
CHIP_RESET
DGND
DVDD
AGND
REF_VCM
REF_VDD
VDD_ADC
VDD_DRIVER
VDD_FE
VDD10
VSS10
T_DISC_OUT
P10_R
M10_R
REF_VCM
EN_LDO DGND
DATAL<4> T_D<1>
DATAL<3> T_D<2>
DATAL<2> T_D<3>
DATAL<1> T_D<4>
RST_DRIVER CHIP_RESET
BITL<1>
BITL<2>
BITL<3>
AC_IN AC_IN
SPI_LDO_P1 PI_LDO_P1 DVDD
DGND1 DGND1 DGND
CGEN_RST CGEN_RST DVDD
REF_1 REF_1 AGND
REF_2 REF_2 AGND
IMP_TST IMP_TST IMP_TEST
RST_FEL RST_FEL FE_RESET
SPI_CLK SPI_CLK SPI_CLK
SPI_LATCH SPI_LATCH SPI_LATCH
SPI_DINL SPI_DINL SPI_DINL
SPI_DINR SPI_DINR SPI_DINR
DGND2 DGND2 DGND
SPI_LDO_P2 PI_LDO_P2 DVDD
VDD_CGEN VDD_CGEN VDD_CGEN
AGND_1 AGND_1 AGND
SPI_LDO_O PI_LDO_O DVDD
FPGA_START FPGA_START STIM_START
FPGA_CLK FPGA_CLK STIM_CLK
FPGA_EN FPGA_EN STIM_EN
FPGA_CHBL FPGA_CHBL STIM_CHB
FPGA_CHBR FPGA_CHBR STIM_CHB
REF_3 REF_3 AGND
REF_4 REF_4 AGND
RST_FER RST_FER FE_RESET
BITR<1>
BITR<2>
BITR<3>
SPI_LDO_P SPI_LDO_P DVDD
SYNC SYNC T_SYNC
CLK32MHZ CLK32MHZ T_CLK32MHZ
DATAR<4> DATAR<4> T_D<5>
DATAR<3> DATAR<3> T_D<6>
DATAR<2> DATAR<2> T_D<7>
DATAR<1> DATAR<1> T_D<8>
READ READ T_READ
DGND3 DGND3 DGND
Sheet: /
File: PCB.kicad_sch
Title:
Size: A2
Date:
Rev:
KiCad E.D.A. 10.0.6
Id: 1/1