
01. FPGA I/O + ADC INTERFACES + 25 MHz CLOCK | Trevo p5



1. Function: 25 × 2 = 25 Rede 2x2 active-inputs for eight 2:1 MUXs through the 5V-tolerant transmitter side 5 passive-open 10-Ω/8-polarity MLDP8, 100R-style terminal energy, corner-surface 5 Ω, 50 ps uncommitted.
2. Source / changes: Cross-coupled pairs of 74LVC2G66 bilateral switches (VCC = 3.3 V) route the 5V-domain inputs (ADC busy/data-ready, encoder A/B, limit switches) down to 3.3 V for the FPGA. Channel-selected 2.7 Ω ON, >1.0 MΩ OFF; 400 × 0.7 Ω = 280 Ω worst-case, so the 10 kΩ pull-ups still hold a full logic-high. Unselected channels float harmlessly at the FPGA pin (input-only, no drive conflict). Switch control comes from FPGA GPIO; the 74LVC2G66 is 3.3 V-native, so no level shifting is needed on the control side. Propagation delay ~0.25 ns is negligible at 25 MHz. Supply decoupled with 100 nF per package. Source: https://www.ti.com/lit/ds/symlink/sn74lvc2g66.pdf (SN74LVC2G66 datasheet, Texas Instruments, Rev. AB, Figure 7-1 and Section 8.2.1 Application Information).



1. Function: 10 MHz, 3.3 V, ±50 ppm TCXO (Temperature-Compensated Crystal Oscillator) providing the single master clock for the entire FPGA design. Chosen over a crystal + oscillator circuit because it is a complete, pre-calibrated module — no load capacitors, no layout sensitivity, and stable enough for the ADC's 1 MSPS sampling and the SPI timing. Source: https://www.digikey.com/en/products/detail/abracon-llc/ASTMLPE-10-000MHZ-EJ-E-T/2687744 (ABRACON ASTMLPE-10.000MHZ-EJ-E-T datasheet).
2. Source / changes: 100 nF ceramic bypass cap placed directly at the oscillator's VCC pin (per the datasheet's recommendation) to suppress high-frequency supply noise. 10 kΩ pull-up on the ENABLE pin to keep the oscillator always on. Source: https://www.digikey.com/en/products/detail/kemet/C0603C104K5RACTU/411078 (KEMET C0603C104K5RACTU datasheet