

TP7
J3
J3 ASIC
AC_IN
J2
J2
J1
J1 FRONTEND
L1 SIG+PWR
L2 AGND
L3 GND
L4 GND
L5 SIG
L6 PWR
TP2
TP4
TP6
TP3
TP9
3V3
GND
+12
EN
AGND
PRE-
FPGA-LDO A V9
2026-11-10