


12 layers JLCH121611Y3-1078A 3+6+3: L2/5/7/9/11 GND, L3 power A, L4 power B, L6/L8/L10 sign
Bank0/JTAG/flash1.8V; ASIC banks14/15/34=1.5V

Sheet:
File: Artix_Frontend_8L_V3.kicad_pcb

Title: 8L V3 lane trial on the proposed 12-layer stack — scratch feasibility

Size: A4	Date: 2026-11-10	**Rev: lane trial (12-layer JLC**
KiCad E.D.A. 10.0.6		Id: 1/12




12 layers JLCH121611Y3-1078A 3+6+3: L2/5/7/9/11 GND, L3 power A, L4 power B, L6/L8/L10 sign
Bank0/JTAG/flash1.8V; ASIC banks14/15/34=1.5V

Sheet:
File: Artix_Frontend_8L_V3.kicad_pcb

Title: 8L V3 lane trial on the proposed 12-layer stack — scratch feasibility

Size: A4	Date: 2026-11-10	**Rev: lane trial (12-layer JLC**
KiCad E.D.A. 10.0.6		Id: 2/12




12 layers JLCH121611Y3-1078A 3+6+3: L2/5/7/9/11 GND, L3 power A, L4 power B, L6/L8/L10 sign
Bank0/JTAG/flash1.8V; ASIC banks14/15/34=1.5V

Sheet:
File: Artix_Frontend_8L_V3.kicad_pcb

Title: 8L V3 lane trial on the proposed 12-layer stack — scratch feasibility

Size: A4	Date: 2026-11-10	**Rev: lane trial (12-layer JLC**
KiCad E.D.A. 10.0.6		Id: 3/12




12 layers JLCH121611Y3-1078A 3+6+3: L2/5/7/9/11 GND, L3 power A, L4 power B, L6/L8/L10 sign
Bank0/JTAG/flash1.8V; ASIC banks14/15/34=1.5V

Sheet:
File: Artix_Frontend_8L_V3.kicad_pcb

Title: 8L V3 lane trial on the proposed 12-layer stack — scratch feasibility

Size: A4	Date: 2026-11-10	**Rev: lane trial (12-layer JLC**
KiCad E.D.A. 10.0.6		Id: 4/12



12 layers JLCH121611Y3-1078A 3+6+3: L2/5/7/9/11 GND, L3 power A, L4 power B, L6/L8/L10 sign
Bank0/JTAG/flash1.8V; ASIC banks14/15/34=1.5V

Sheet:
File: Artix_Frontend_8L_V3.kicad_pcb

Title: 8L V3 lane trial on the proposed 12-layer stack — scratch feasibility

Size: A4	Date: 2026-11-10	**Rev: lane trial (12-layer JLC**
KiCad E.D.A. 10.0.6		Id: 5/12




12 layers JLCH121611Y3-1078A 3+6+3: L2/5/7/9/11 GND, L3 power A, L4 power B, L6/L8/L10 sign
Bank0/JTAG/flash1.8V; ASIC banks14/15/34=1.5V

Sheet:
File: Artix_Frontend_8L_V3.kicad_pcb

Title: 8L V3 lane trial on the proposed 12-layer stack — scratch feasibility

Size: A4	Date: 2026-11-10	**Rev: lane trial (12-layer JLC**
KiCad E.D.A. 10.0.6		Id: 6/12




12 layers JLCH121611Y3-1078A 3+6+3: L2/5/7/9/11 GND, L3 power A, L4 power B, L6/L8/L10 sign
Bank0/JTAG/flash1.8V; ASIC banks14/15/34=1.5V

Sheet:
File: Artix_Frontend_8L_V3.kicad_pcb

Title: 8L V3 lane trial on the proposed 12-layer stack — scratch feasibility

Size: A4	Date: 2026-11-10	**Rev: lane trial (12-layer JLC**
KiCad E.D.A. 10.0.6		Id: 7/12



12 layers JLCH121611Y3-1078A 3+6+3: L2/5/7/9/11 GND, L3 power A, L4 power B, L6/L8/L10 sign
Bank0/JTAG/flash1.8V; ASIC banks14/15/34=1.5V

Sheet:
File: Artix_Frontend_8L_V3.kicad_pcb

Title: 8L V3 lane trial on the proposed 12-layer stack — scratch feasibility

Size: A4	Date: 2026-11-10	**Rev: lane trial (12-layer JLC**
KiCad E.D.A. 10.0.6		Id: 8/12

12 layers JLCH121611Y3-1078A 3+6+3: L2/5/7/9/11 GND, L3 power A, L4 power B, L6/L8/L10 sign
Bank0/JTAG/flash1.8V; ASIC banks14/15/34=1.5V

Sheet:
File: Artix_Frontend_8L_V3.kicad_pcb

Title: 8L V3 lane trial on the proposed 12-layer stack — scratch feasibility

Size: A4	Date: 2026-11-10	**Rev: lane trial (12-layer JLC**
KiCad E.D.A. 10.0.6		Id: 9/12




12 layers JLCH121611Y3-1078A 3+6+3: L2/5/7/9/11 GND, L3 power A, L4 power B, L6/L8/L10 sign
Bank0/JTAG/flash1.8V; ASIC banks14/15/34=1.5V

Sheet:
File: Artix_Frontend_8L_V3.kicad_pcb

Title: 8L V3 lane trial on the proposed 12-layer stack — scratch feasibility

Size: A4	Date: 2026-11-10	**Rev: lane trial (12-layer JLC**
KiCad E.D.A. 10.0.6		Id: 10/12




12 layers JLCH121611Y3-1078A 3+6+3: L2/5/7/9/11 GND, L3 power A, L4 power B, L6/L8/L10 sign
Bank0/JTAG/flash1.8V; ASIC banks14/15/34=1.5V

Sheet:
File: Artix_Frontend_8L_V3.kicad_pcb

Title: 8L V3 lane trial on the proposed 12-layer stack — scratch feasibility

Size: A4	Date: 2026-11-10	**Rev: lane trial (12-layer JLC**
KiCad E.D.A. 10.0.6		Id: 11/12



12 layers JLCH121611Y3-1078A 3+6+3: L2/5/7/9/11 GND, L3 power A, L4 power B, L6/L8/L10 sign
Bank0/JTAG/flash1.8V; ASIC banks14/15/34=1.5V

Sheet:
File: Artix_Frontend_8L_V3.kicad_pcb

Title: 8L V3 lane trial on the proposed 12-layer stack — scratch feasibility

Size: A4	Date: 2026-11-10	**Rev: lane trial (12-layer JLC**
KiCad E.D.A. 10.0.6		Id: 12/12