


SOURCE-BACKED DIGITAL LEG / PROPOSED CABLE CONTACTS

J1 pin names and directions come from fresh Gerald LDO CAD + ASIC workbook/slides. Routing board is passive; symbol arrows model the external ASIC port.



J1.12 CLKH: FPGA -> ASIC input recording clock. J1.36 CLK32MHZ: ASIC -> FPGA returned recording clock; choose a qualified clock-capable carrier input.

J3 even 2..46; 23 proposed signal contacts. Odd 1..45 + 47/49/50/51: DGND returns. J3.48 remains open. Cable contact-face and continuity are UNQUALIFIED.

J1.1/.2 3V3_LDO_IN require a separate qualified supply; no cable power feed is designed. J1.47/.48 VCC stay isolated. Source-unused pins stay open.

J19 source is PCB-only and netless; all 24 contacts stay isolated. No AGND tie, analog input, high-voltage rail, regulator or voltage translator is designed here.

NOT READY TO CONNECT OR POWER: guaranteed VIH/VIL/VOH/VOL, loading, VCCO/IOSTANDARD, safe defaults, source power and cable/mating verification remain required.

ERC retains the missing 3V3 power error. Passive cable symbols cannot verify remote drivers or safe states. No PWR_FLAG, exclusions or ignored categories are used.

Cable candidate is legacy FH26-51S-0.35HW(05); custom staggered-tip FPC required, not generic FFC. Current FH26W substitution and orderable assembly are unresolved.

23 verified source signals; 51-contact cable assignment is proposed
Not electrically qualified; no fabrication or powered connection

Howard Wang / Rice Research

Sheet: /
File: LDO_Cabled_E1_Proposed.kicad_sch

Title: E1 compact passive digital routing proposal

Size: A3	Date: 2026-10-03	Rev: E1 – REVIEW ONLY
KiCad E.D.A. 10.0.6		Id: 1/1