

chip101_BCD_OFF_CHIP
*
U01_BCD1
CLKH
CHIP_RESET
VDD10
VSS10
AGND
REF_VCM
DGND
VDD_CGEN
VDD_ADC
VDD_DRIVER
VDD_FE
REF_VDD
DVDD
EN_LDO
DATAL<4>
DATAL<3>
DATAL<2>
DATAL<1>
RST_DRIVER
BITL<1>
BITL<2>
BITL<3>
AC_IN
SPI_LDO_P1
DGND1
CGEN_RST
REF_1
REF_2
IMP_TST
RST_FEL
SPI_CLK
SPI_LATCH
SPI_DINL
SPI_DINR
DGND2
SPI_LDO_P2
VDD_CGEN
AGND_1
SPI_LDO_D
FPGA_START
FPGA_CLK
FPGA_EN
FPGA_CHBL
FPGA_CHBR
REF_3
REF_4
RST_FER
BITR<1>
BITR<2>
BITR<3>
SPI_LDO_P
SYNC
CLK32MHZ
DATAR<4>
DATAR<3>
DATAR<2>
DATAR<1>
READ
DGND3
P10_R
M10_R
DSC_OUT
EN_LDO DGND
DATAL<4> D<1>
DATAL<3> D<2>
DATAL<2> D<3>
DATAL<1> D<4>
RST_DRIVER CHIP_RESET
BITL<1>
BITL<2>
BITL<3>
AC_IN AC_IN
SPI_LDO_P1 DVDD
DGND1 DGND
CGEN_RST DVDD
REF_1 AGND
REF_2 AGND
IMP_TST IMP_TEST
RST_FEL FE_RESET
SPI_CLK SPI_CLK
SPI_LATCH SPI_LATCH
SPI_DINL SPI_DINL
SPI_DINR SPI_DINR
DGND2 DGND
SPI_LDO_P2 DVDD
VDD_CGEN VDD_CGEN
AGND_1 AGND
SPI_LDO_D DVDD
FPGA_START STIM_START
FPGA_CLK STIM_CLK
FPGA_EN STIM_EN
FPGA_CHBL STIM_CHB
FPGA_CHBR STIM_CHB
REF_3 AGND
REF_4 AGND
RST_FER FE_RESET
BITR<1>
BITR<2>
BITR<3>
SPI_LDO_P DVDD
SYNC SYNC
CLK32MHZ CLK32MHZ
DATAR<4> D<5>
DATAR<3> D<6>
DATAR<2> D<7>
DATAR<1> D<8>
READ READ
DGND3 DGND
1 AGND
Sheet: /
File: PCB.kicad_sch
Title:
Size: A2
Date:
Rev:
KiCad E.D.A. 10.0.6
Id: 1/1