chip\U01_BCD_OFF_CHIP
*
U01_BCD1

CLKH
DGND_13
DGND_12
DGND_11
DGND_10
DGND_9
DGND_8
DGND_7
DGND_6
DGND_5
DGND_4
DGND_3
DGND_2
DGND_1
DGND
DVDD_B3
DVDD_B2
DVDD_B1
DVDD_T3
DVDD_T2
DVDD_T1
DVDD
AGND_15
AGND_14
AGND_13
AGND_12
AGND_11
AGND_10
AGND_9
AGND_8
AGND_7
AGND_6
AGND_5
AGND_4
AGND_3
AGND_2
AGND_1
AGND
REF_GND4
REF_GND3
REF_GND2
REF_GND1
REF_VCM4
REF_VCM3
REF_VCM2
REF_VCM1
REF_VCM
REF_VDD4
REF_VDD3
REF_VDD2
REF_VDD1
REF_VDD
VDD_ADC5
VDD_ADC4
VDD_ADC3
VDD_ADC2
VDD_ADC1
VDD_ADC
VDD_DRIVER5
VDD_DRIVER4
VDD_DRIVER3
VDD_DRIVER2
VDD_DRIVER1
VDD_DRIVER
VDD_FE4
VDD_FE3
VDD_FE2
VDD_FE1
VDD_FE
P10_L
M10_L
AGND2
VCM
DGND4
VDD10
VSS10
AGND
REF_VCM
DGND
CHIP_RESET
RST_DIGITAL
EN_LDO
DATAL<4>
DATAL<3>
DATAL<2>
DATAL<1>
RST_DRIVER
BITL<1>
BITL<2>
BITL<3>
AC_IN
SPI_LDO_P1
DGND1
CGEN_RST
REF_1
REF_2
IMP_TST
RST_FEL
SPI_CLK
SPI_LATCH
SPI_DINL
SPI_DINR
DGND2
SPI_LDO_P2
VDD_CGEN
AGND_1
SPI_LDO_O
FPGA_START
FPGA_CLK
FPGA_EN
FPGA_CHBL
FPGA_CHBR
REF_3
REF_4
RST_FER
BITR<1>
BITR<2>
BITR<3>
SPI_LDO_P
SYNC
CLK32MHZ
DATAR<4>
DATAR<3>
DATAR<2>
DATAR<1>
READ
DGND3
P10_R
M10_R
VDD10
VSS10
DISC_OUT
DISC_OUT

EN_LDO	DGND
DATAL<4>	D<1>
DATAL<3>	D<2>
DATAL<2>	D<3>
DATAL<1>	D<4>
RST_DRIVER	CHIP_RESET
BITL<1>	
BITL<2>	
BITL<3>	
AC_IN	AC_IN
SPI_LDO_P1	DVDD
DGND1	DGND
CGEN_RST	DVDD
REF_1	AGND
REF_2	AGND
IMP_TST	IMP_TEST
RST_FEL	FE_RESET
SPI_CLK	SPI_CLK
SPI_LATCH	SPI_LATCH
SPI_DINL	SPI_DINL
SPI_DINR	SPI_DINR
DGND2	DGND
SPI_LDO_P2	DVDD
VDD_CGEN	VDD_CGEN
AGND_1	AGND
SPI_LDO_O	DVDD
FPGA_START	STIM_START
FPGA_CLK	STIM_CLK
FPGA_EN	STIM_EN
FPGA_CHBL	STIM_CHB
FPGA_CHBR	STIM_CHB
REF_3	AGND
REF_4	AGND
RST_FER	FE_RESET
BITR<1>	
BITR<2>	
BITR<3>	
SPI_LDO_P	DVDD
SYNC	SYNC
CLK32MHZ	CLK32MHZ
DATAR<4>	D<5>
DATAR<3>	D<6>
DATAR<2>	D<7>
DATAR<1>	D<8>
READ	READ
DGND3	DGND

VDD_CGEN
DVDD
VDD10
VSS10
AGND
VDD_ADC
REF_VDD
VDD_DRIVER
VDD_FE
VDD_DRIVER
AGND
1
AGND

Sheet: /	
File: PCB.kicad_sch	
Title:	
Size: A2	Date:
KiCad E.D.A. 10.0.6	Rev: Id: 1/1