# **Assignment 3**

Name: Rushil Desai

Batch: S12

Roll no: 28


Subject : MPL

Software: Logisim

AIM: To study implementation of mux and demux.

### 1.MUX:

#### **CIRCUIT DIAGRAM:**



### TRUTH TABLE :


S1	SO	D3	D2	D1	D0	x
0	0	0	0	0	0	0
0	0	0	0	0	1	1
0	0	0	0	1	0	0
0	0	0	0	1	1	1
0	0	0	1	0	0	0
0	0	0	1	0	1	1
0	0	0	1	1	0	0
0	0	0	1	1	1	1
0	0	1	0	0	0	0
0	0	1	0	0	1	1
0	0	1	0	1	0	0
0	0	1	0	1	1	1
0	0	1	1	0	0	0
0	0	1	1	0	1	1
0	0	1	1	1	0	0
0	0	1	1	1	1	1
0	1	0	0	0	0	0
0	1	0	0	0	1	0
0	1	0	0	1	0	1
0	1	0	0	1	1	1
0	1	0	1	0	0	0
0	1	0	1	0	1	0
0	1	0	1	1	0	1
0	1	0	1	1	1	1
0	1	1	0	0	0	0
0	1	1	0	0	1	0
0	1	1	0	1	0	1
0	1	1	0	1	1	1
0	1	1	1	0	0	0
0	1	1	1	0	1	0
0	1	1	1	1	0	1

U	- 51	1	1	- 1	- 1	1 1	
1	1			1	1	1	
	0	0	0	0	0	0	
1	0	0	0	0	1	0	
1	0	0	0	1	0	0	
1	0	0	0	1	1	0	
1	0	0	1	0	0	1	
1	0	0	1	0	1	1	
1	0	0	1	1	0	1	
1	0	0	1	1	1	1	
1	0	1	0	0	0	0	
1	0	1	0	0	1	0	
1	0	1	0	1	0	0	
1	0	1	0	1	1	0	
1	0	1	1	0	0	1	
1	0	1	1	0	1	1	
1	0	1	1	1	0	1	
1	0	1	1	1	1	1	
1	1	0	0	0	0	0	
1	1	0	0	0	1	0	
1	1	0	0	1	0	0	
1	1	0	0	1	1	0	
1	1	0	1	0	0	0	
1	1	0	1	0	1	0	
1	1	0	1	1	0	0	
1	1	0	1	1	1	0	
1	1	1	0	0	0	1	
1	1	1	0	0	1	1	
1	1	1	0	1	0	1	
1	1	1	0	1	1	1	
1	1	1	1	0	0	1	
1	1	1	1	0	1	1	
1	1	1	1	1	0	1	
1	1	1	1	1	1	1	

Build Circuit

## 2.DEMUX:

## CIRCUIT DIAGRAM:



## TRUTH TABLE :

D	S1	SO	Y3	Y2	Yl	Y0
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	0	0
0	1	1	0	0	0	0
1	0	0	0	0	0	1
1	0	1	0	0	1	0
1	1	0	0	1	0	0
1	1	1	1	0	0	0

