Assignment 2

Name: Hriday Jain

Batch: S13

Roll no: 56


Subject : MPL

Software: Logisim

AIM: To study adder and subtractor circuits.

1. HALF ADDER CIRCUIT:

CIRCUIT DIAGRAM:




TRUTH TABLE:

a	b	x	у
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

2. HALF SUBTRACTOR CIRCUIT:

CIRCUIT DIAGRAM:




TRUTH TABLE :

a	b	x	У
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

3. FULL ADDER CIRCUIT:

CIRCUIT DIAGRAM:




TRUTH TABLE:

a	b	С	X	y
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

4. FULL SUBTRACTOR CIRCUIT:

CIRCUIT DIAGRAM:



TRUTH TABLE :

a	b	С	x	у
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1